


Analog Switches

ON Semiconductor



Analog Switches

BRD8007/D Rev. 0, Apr–2000



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

 $\textbf{English \ Phone} \hbox{:}\ (+1)\ 303-308-7142\ (M-F\ 12:00pm\ to\ 5:00pm\ UK\ Time)$

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

 ${}^*\!Available\ from\ Germany,\ France,\ Italy,\ England,\ Ireland$

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

Table of Contents

	Page
	Switches5
Data Sheets	
MC14016B	Quad SPST Switch
MC14051B	8-Channel Multiplexer / Demultiplexer
MC14052B	Dual, 4–Channel Multiplexer / Demultiplexer
MC14053B	Triple, 2–Channel Multiplexer / Demultiplexer
MC14066B	Quad Analog Switch / Quad Multiplexer
MC14067B	16 Channel Multiplexer / Demultiplexer
MC14512B	8-Channel Data Selector
MC14551B	Quad 2-Channel Multiplexer / Demultiplexer
MC74HC4051A	8-Channel Multiplexer / Demultiplexer
MC74HC4052A	Dual, 4–Channel Multiplexer / Demultiplexer
MC74HC4053A	Triple, 2–Channel Multiplexer / Demultiplexer
MC74HC4066A	Quad SPST Switch
MC74HC4316A	Quad SPST Switch
MC74HC4851A	8-Channel Multiplexer / Demultiplexer with Charge Control
MC74HC4852A	Dual, 4-Channel Multiplexer / Demultiplexer with Charge Control
MC74VHC4051	8-Channel Multiplexer / Demultiplexer
MC74VHC4052	Dual, 4–Channel Multiplexer / Demultiplexer
MC74VHC4053	Triple, 2–Channel Multiplexer / Demultiplexer
MC74VHC1G66	Analog Switch 111
MC74VHC1GT66	Analog Switch
MC74LVX4051	8-Channel Multiplexer / Demultiplexer
MC74LVX4052	Dual, 4–Channel Multiplexer / Demultiplexer
MC74LVX4053	Triple, 2–Channel Multiplexer / Demultiplexer
MC74LVX4066	Quad Multiplexer
MC74LVXT4066	Quad Multiplexer, TTL Compatible
MC74LVX8051	8-Channel Multiplexer / Demultiplexer
MC74LVXT8051	8-Channel Multiplexer / Demultiplexer, TTL Compatible
MC74LVX8053	Triple, 2–Channel Multiplexer / Demultiplexer
MC74LVXT8053	Triple, 2–Channel Multiplexer / Demultiplexer
Package Specification	ons and Case Outlines
Tape & Reel Inform	nation
Case Outlines	
Sales Office List .	
Document Definition	ns



Analog Switches

Analog switches have been offered by ON Semiconductor (formerly SCG of Motorola) as part of the Logic operations product offering for over 20 years. They continue to be part of the standard logic family portfolios for Metal Gate, High–Speed, Very High–Speed, LVX, and most recently, VHC One–Gate.

These analog switches, come in a variety of functions and have played a very important role in providing system design support in many market segments. Functions ranging from data selectors and SPST switches, to multiple–channel multiplexer/demultiplexers continue to gain popularity. They perform unique and important functions in applications such as audio or video signal switching, A/D converter multiplexing, or RF signal switching. In addition, analog switches are frequently used as relays (minimal signal delays), or simply to provide bilateral isolation between circuits.

System designers also use analog switches to address signal routing issues or to allow for "hot swapping" capability of individual devices and system boards.

New Analog Switch Products

Throughout the industry, popular analog switch functions are offered in practically all of the standard logic families, to take advantage of technology improvements and to facilitate interfacing analog switch functions to changes in system design. ON Semiconductor continues to include them as part of logic family portfolios, and very recently added the first two One–Gate analog switches. Plans are in place to add additional functions to this and the other low–voltage families offered by ON Semiconductor.

Eleven, recently introduced devices—MC74LVX4066, 8051, 8053 and their TTL compatible versions (MC74LVXT4066, 8051, 8053), three new VHC products—MC74VHC4051, 4052, 4053, and two new One–Gate devices—MC74VHC1G66/1GT66, round out the current ON Semiconductor offering. These new devices compliment the standard offering of analog switch multiplexer/de—multiplexers. They are single supply

devices from 2.0 to 6.0 volts for the standard CMOS parts and 5.0 volts for the TTL–compatible versions. Typical resistance values are less than 15 Ω for many of the devices when operating at 5.0 volts. The multi–gate, standard family products are available in both SOIC and TSSOP 16–lead packages, while the One–Gate devices are available in the industry standard SC–88A/SC–70 5 lead, SOT–353 packages.

New Analog Switch Data Book


The purpose of providing this new Analog Switch Data Book is to capture the entire portfolio offering of analog switches from the ON Semiconductor Logic Division in a single publication and to provide a vehicle for promoting additional planned introductions. It is our intent to provide easy access to information regarding all of ON Semiconductor's analog switch products.

Many Diverse Applications: Analog switches can be used in many ways to accomplish switching, multiplexing/de-multiplexing of both analog and digital signals. Many so-called digital signals are actually quasi-analog in nature, such as FSK (frequency shift key), PSK (phase-shift key), QAM (Quadrature Amplitude Modulation), CDMA (Code Division Multiplex, and TDMA (Time Division Multiplexing). They need to share the decoding from several different input sources, while inserting minimum signal distortion. When switching signals between 2 or more items in consumer product applications, analog switches play a key role.

ON Semiconductor recently introduced two additional devices in the advanced high–speed, sub–micron VHC One–Gate, CMOS family. The MC74VHC1G66 and MC74VHC1GT66 devices offer a single analog switch function with impressive AC performance levels.


Analog Switch Applications:

<u>Application 1</u>: Change a time constant in a loop filter application, for fast "attack" stable "hold"




Application 2: The three new VHC devices, MC74VHC4051, MC74VHC4052, MC74VHC4053 provide improved performance and allow operation with both positive and negative supplies. This feature allows for switching an AC waveform that is centered around zero volts with no coupling capacitors. With a +/- 3.3 volt supply, video signals can be switched, while preserving the dc component of its signal. The +/- 3.3 volt supply allows for

a 5 volt peak—to—peak waveform, with LVTTL/CMOS compatibility. The d.c. level is preserved, for the case of video switching. The VHC4053 is useful for switching beyond 30 MHz. The following diagram illustrates switching two audio channels from 2 sources and 2 video channels simultaneously. The signal levels may be ± 1.5 volts.



Application 3: Select between one of eight sources to decode for a Dolby Digital or DTS Decoder. A stereo receiver will likely have a single audio decoder, but will need to switch between several possible inputs—optical and coaxial. The MC74LVX8051 will allow the designer to switch between

up to 8 inputs to be connected to a single (expensive) decoder. The de–multiplexer is low cost, and adds minimum loss and distortion to the circuit. The frequency that it needs to handle is in the 10 MHz range.



Note: DTS and Dolby Digital are trademarks of their respective companies

Data Sheets

Quad Analog Switch/ Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV/}\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- Pin–for–Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower R_{ON}, Use The HC4016 High–Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
PD	Power Dissipation, per Package (Note 3.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




PDIP-14 P SUFFIX CASE 646






SOIC-14 D SUFFIX CASE 751A





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION


Package	Shipping
PDIP-14	2000/Box
SOIC-14	55/Rail
SOIC-14	2500/Tape & Reel
SOEIAJ-14	See Note 1.
SOEIAJ-14	See Note 1.
SOEIAJ-14	See Note 1.
	PDIP-14 SOIC-14 SOIC-14 SOEIAJ-14

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

PIN ASSIGNMENT




BLOCK DIAGRAM



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On

LOGIC DIAGRAM

(1/4 OF DEVICE SHOWN)



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	5°C		25°C		12		
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Input Voltage Control Input	1	VIL	5.0 10 15	_ _ _	_ _ _	_ _ _	1.5 1.5 1.5	0.9 0.9 0.9	_ _ _	_ _ _	Vdc
		VIH	5.0 10 15		_ _ _	3.0 8.0 13	2.0 6.0 11	_ _ _	_ _ _	_ _ _	Vdc
Input Current Control	_	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	± 1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	_	C _{in}		 - -		_ _ _ _	5.0 5.0 5.0 0.2	 - -	_ _ _ _	_ _ _ _	pF
Quiescent Current (Per Package) ^(5.)	2,3	I _{DD}	5.0 10 15	_ _ _	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
"ON" Resistance $(V_C = V_{DD}, R_L = 10 \text{ k}\Omega)$ $(V_{in} = +5.0 \text{ Vdc})$ $(V_{in} = -5.0 \text{ Vdc}) \text{ V}_{SS} = -5.0 \text{ Vdc}$ $(V_{in} = \pm 0.25 \text{ Vdc})$ $(V_{in} = +7.5 \text{ Vdc})$ $(V_{in} = -7.5 \text{ Vdc}) \text{ V}_{SS} = -7.5 \text{ Vdc}$ $(V_{in} = \pm 0.25 \text{ Vdc})$	4,5,6	RON	5.0 7.5	_ _ _ _ _	600 600 600 360 360 360		300 300 280 240 240 180	660 660 660 400 400 400		840 840 840 520 520 520	Ohms
$(V_{in} = + 10 \text{ Vdc})$ $(V_{in} = + 0.25 \text{ Vdc}) \text{ V}_{SS} = 0 \text{ Vdc}$ $(V_{in} = + 5.6 \text{ Vdc})$ $(V_{in} = + 15 \text{ Vdc})$ $(V_{in} = + 0.25 \text{ Vdc}) \text{ V}_{SS} = 0 \text{ Vdc}$ $(V_{in} = + 9.3 \text{ Vdc})$			10 15		600 600 600 360 360	_ _ _ _ _	260 310 310 260 260 300	660 660 660 400 400 400		840 840 840 520 520 520	
Δ "ON" Resistance Between any 2 circuits in a common package (VC = VDD) (Vin = \pm 5.0 Vdc, VSS = $-$ 5.0 Vdc) (Vin = \pm 7.5 Vdc, VSS = $-$ 7.5 Vdc)	_	ΔR _{ON}	5.0 7.5				15 10			_	Ohms
Input/Output Leakage Current (VC = VSS) (Vin = + 7.5, V _{out} = - 7.5 Vdc) (Vin = - 7.5, V _{out} = + 7.5 Vdc)	_	-	7.5 7.5	_ _	±0.1 ±0.1	_ _	±0.0015 ±0.0015	±0.1 ±0.1	_ _	± 1.0 ± 1.0	μAdc


NOTE: All unused inputs must be returned to $V_{\mbox{DD}}$ or $V_{\mbox{SS}}$ as appropriate for the circuit application.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{SWitch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e., the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.

ELECTRICAL CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Тур (7.)	Max	Unit
Propagation Delay Time (V _{SS} = 0 Vdc) V _{in} to V _{out} (V _C = V _{DD} , R _L = 10 kΩ)	7	tPLH, tPHL	5.0 10 15	_ _ _	15 7.0 6.0	45 15 12	ns
Control to Output $(V_{in} \le 10 \text{ Vdc}, R_L = 10 \text{ k}\Omega)$	8	tPHZ, tPLZ, tPZH, tPZL	5.0 10 15	_ _ _	34 20 15	90 45 35	ns
Crosstalk, Control to Output (VSS = 0 Vdc) $ (V_C = V_{DD}, R_{in} = 10 \text{ k}\Omega, R_{out} = 10 \text{ k}\Omega, \\ f = 1.0 \text{ kHz}) $	9	_	5.0 10 15	_ _ _	30 50 100	_ _ _	mV
Crosstalk between any two switches (VSS = 0 Vdc) (RL = 1.0 k Ω , f = 1.0 MHz, crosstalk = $20 \log_{10} \frac{V_{out1}}{V_{out2}}$)	_		5.0	_	- 80	_	dB
Noise Voltage (VSS = 0 Vdc) (VC = VDD, f = 100 Hz)	10,11	_	5.0 10 15	_ _ _	24 25 30	_ _ _	nV/√Cycle
$(V_C = V_{DD}, f = 100 \text{ kHz})$			5.0 10 15		12 12 15	_ _ _	
Second Harmonic Distortion (VSS = -5.0 Vdc) (Vin = 1.77 Vdc, RMS Centered @ 0.0 Vdc, RL = 10 k Ω , f = 1.0 kHz)	_		5.0		0.16	_	%
$\label{eq:loss_problem} \begin{split} &\text{Insertion Loss (VC = V_{DD}, V_{in} = 1.77 Vdc,} \\ &V_{SS} = -5.0 Vdc, \text{RMS centered} = 0.0 Vdc, \text{f} = 1.0 \text{MHz}) \\ &I_{IOSS} = 20 log_{10} \frac{V_{out}}{V_{in}}) \\ &(R_L = 1.0 k\Omega) \\ &(R_L = 10 k\Omega) \\ &(R_L = 100 k\Omega) \\ &(R_L = 1.0 M\Omega) \end{split}$	12		5.0	1111	2.3 0.2 0.1 0.05		dΒ
$\label{eq:bandwidth} \begin{split} &\text{Bandwidth } (-3.0 \text{ dB}) \\ &\text{($^{\prime}$C} = \text{V}_{DD}, \text{V}_{in} = 1.77 \text{ Vdc}, \text{V}_{SS} = -5.0 \text{ Vdc}, \\ &\text{RMS centered @ 0.0 Vdc)} \\ &\text{($R_{L} = 1.0 k\Omega)$} \\ &\text{($R_{L} = 10 k\Omega)$} \\ &\text{($R_{L} = 100 k\Omega)$} \\ &\text{($R_{L} = 1.0 M\Omega)$} \end{split}$	12,13	BW	5.0	_ _ _ _	54 40 38 37	_ _ _ _	MHz
$\label{eq:off-channel} \begin{array}{l} \text{OFF Channel Feedthrough Attenuation} \\ (\text{V}_{SS} = -5.0 \text{ Vdc}) \\ (\text{V}_{C} = \text{V}_{SS}, 20 \log_{10} \frac{\text{V}_{out}}{\text{V}_{in}} = -50 \text{dB}) \\ (\text{R}_{L} = 1.0 \text{k}\Omega) \\ (\text{R}_{L} = 10 \text{k}\Omega) \\ (\text{R}_{L} = 100 \text{k}\Omega) \\ (\text{R}_{L} = 1.0 \text{M}\Omega) \\ \end{array}$	_	_	5.0	_ _ _ _	1250 140 18 2.0	_ _ _ _	kHz

^{6.} The formulas given are for typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



$$\begin{split} \text{V}_{IL}\text{: } \text{V}_{C} \text{ is raised from V}_{SS} \text{ until V}_{C} = \text{V}_{IL}. \\ \text{at V}_{C} = \text{V}_{IL}\text{: I}_{S} = \pm 10 \, \mu\text{A with V}_{in} = \text{V}_{SS}, \text{V}_{out} = \text{V}_{DD} \text{ or V}_{in} = \text{V}_{DD}, \text{V}_{out} = \text{V}_{SS}. \end{split}$$

 V_{IH} : When $V_C = V_{IH}$ to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation
Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

TYPICAL RON versus INPUT VOLTAGE




Figure 4. VSS = -5.0 V and -7.5 V




Figure 5. VSS = 0 V




Figure 6. R_{ON} Characteristics Test Circuit




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 10. Noise Voltage Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit




Figure 11. Typical Noise Characteristics




Figure 12. Typical Insertion Loss/Bandwidth Characteristics




Figure 13. Frequency Response Test Circuit




Figure 14. ΔV Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 V Digital Control signal is used to directly control a 5 $\rm V_{p-p}$ analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V logic high at the control inputs; $V_{SS} = GND = 0$ V logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

Analog Multiplexers/Demultiplexers

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally–controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V_{DD} V_{EE}) = 3.0 to 18 V
 Note: V_{EE} must be ≤ V_{SS}
- Linearized Transfer Characteristics
- Low-noise 12 nV/ $\sqrt{\text{Cycle}}$, f \geq 1.0 kHz Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower RON, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices

MAXIMUM RATINGS (Note 1.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage (Referenced to VEE, VSS ≥ VEE)	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient) (Referen– ced to V _{SS} for Control Inputs and V _{EE} for Switch I/O)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
Isw	Switch Through Current	±25	mA
PD	Power Dissipation, per Package (Note 2.)	500	mW
TA	Ambient Temperature Range	-55 to +125	°C
T _{stg}	T _{stg} Storage Temperature Range -65 to +150		
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, $V_{\mbox{in}}$ and $V_{\mbox{out}}$ should be constrained to the range $V_{\mbox{SS}} \leq (V_{\mbox{in}}$ or $V_{\mbox{out}}) \leq V_{\mbox{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} , V_{EE} or V_{DD}). Unused outputs must be left open.



http://onsemi.com

MARKING DIAGRAMS




PDIP-16 P SUFFIX CASE 648





SOIC-16 D SUFFIX CASE 751B






TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966




XX = Specific Device Code
A = Assembly Location
WL or L = Wafer Lot


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 24 of this data sheet.



Note: Control Inputs referenced to V_{SS}, Analog Inputs and Outputs reference to V_{EE}. V_{EE} must be ≤ V_{SS}.



ELECTRICAL CHARACTERISTICS

				- 55°C			25°C		12	5°C	
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (3.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages R	Referen	ced to V _{EE})								
Power Supply Voltage Range	V _{DD}	_	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\label{eq:control Inputs:} \begin{split} & V_{in} = V_{SS} \text{ or } V_{DD}, \\ & \text{Switch I/O: } V_{EE} \leq V_{I/O} \\ & \leq V_{DD}, \text{ and } \Delta V_{\text{Switch}} \\ & \leq 500 \text{ mV } (4.) \end{split}$		5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	$\begin{split} T_{A} &= 25 ^{\circ}\text{C only (The }\\ \text{channel component,}\\ (\text{V}_{in} - \text{V}_{out})/\text{R}_{on}, \text{ is}\\ \text{not included.)} \end{split}$		Typical	((0.07 μA/kHz 0.20 μA/kHz 0.36 μA/kHz) f + I _{DD}			μА
CONTROL INPUTS — INHI	1										
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	_ _ _	1.5 3.0 4.0	— — —	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	VIH	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	1.0	μΑ
Input Capacitance	C _{in}	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND C	OMMONS (OUT/IN	— X, Y, Z (Voltages Refer	enced	to V _{EE})						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{PP}
Recommended Static or Dynamic Voltage Across the Switch ^(4.) (Figure 5)	^{ΔV} switch	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{Switch} \leq 500\text{mV}(4.) \\ V_{in} = V_{IL}\text{or}V_{IH} \\ \text{(Control), and}V_{in} = \\ 0\text{to}V_{DD}(\text{Switch}) \end{array}$		800 400 220		250 120 80	1050 500 280	_ _ _	1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15		_ _ _	70 50 45	_ _ _	25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	± 100	_	± 0.05	± 100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Inhibit = V _{DD}	_	_	_	10	_	_	_	pF
Capacitance, Common O/I	C _{O/I}	_	Inhibit = V _{DD} (MC14051B) (MC14052B) (MC14053B)	_ _ _	_ _ _	_ _ _	60 32 17	_ _ _	_ _ _	_ _ _	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	_	Pins Not Adjacent Pins Adjacent	_	_	_	0.15 0.47	_ _	_	_ _	pF

^{3.} Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

For voltage drops across the switch (ΔV_{Switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn, i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (5.) (C_L = 50 pF, T_A = 25°C) ($V_{EE} \le V_{SS}$ unless otherwise indicated)

Characteristic	Symbol	V _{DD} – V _{EE}	Typ (6.) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R _L = 10 kΩ) MC14051	tPLH, tPHL				ns
t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 26.5 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF}) C_L + 11 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF}) C_L + 9.0 \text{ ns}$		5.0 10 15	35 15 12	90 40 30	
MC14052 t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 21.5 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF}) C_L + 7.0 \text{ ns}$		5.0 10 15	30 12 10	75 30 25	ns
MC14053 t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 16.5 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF}) C_L + 4.0 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF}) C_L + 3.0 \text{ ns}$		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output ($R_L = 10 \text{ k}\Omega$, $V_{EE} = V_{SS}$) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level MC14051B	[†] PHZ [,] [†] PLZ [,] [†] PZH [,] [†] PZL	5.0	350 170	700 340	ns
MC14052B		5.0 10 15	300 155 125	280 600 310 250	ns
MC14053B		5.0 10 15	275 140 110	550 280 220	ns
Control Input to Output (RL = 10 k Ω , VEE = VSS) MC14051B	tPLH, tPHL	5.0 10 15	360 160 120	720 320 240	ns
MC14052B		5.0 10 15	325 130 90	650 260 180	ns
MC14053B		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion $(R_L = 10K\Omega, f = 1 \text{ kHz}) \text{ V}_{in} = 5 \text{ VPP}$	<u> </u>	10	0.07	_	%
Bandwidth (Figure 7) $(R_L = 1 \text{ k}\Omega, V_{\text{in}} = 1/2 \text{ (V}_{DD} - V_{EE}) \text{ p-p}, C_L = 50 \text{pF}$ $20 \text{ Log} \text{ (V}_{\text{out}} / V_{\text{in}}) = -3 \text{ dB})$	BW	10	17	_	MHz
Off Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega, V_{in} = 1/2 \text{ (V}_{DD} - V_{EE}) \text{ p-p}$ $f_{in} = 4.5 \text{ MHz} - \text{MC}14051B}$ $f_{in} = 30 \text{ MHz} - \text{MC}14052B}$ $f_{in} = 55 \text{ MHz} - \text{MC}14053B}$	_	10	- 50	_	dB
Channel Separation (Figure 8) $ (R_L = 1 \text{ k}\Omega, \text{ V}_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} \text{V}_{\text{EE}}) \text{ pp}, \\ f_{\text{in}} = 3.0 \text{ MHz} $	_	10	- 50	_	dB
Crosstalk, Control Input to Common O/I (Figure 9) (R ₁ = 1 k Ω , R _L = 10 k Ω Control t _{TLH} = t _{THL} = 20 ns, Inhibit = V _{SS})	_	10	75	_	mV

^{5.} The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic

TRUTH TABLE

Cont	Control Inputs								
	S	elec	ect ON Switches						
Inhibit	C*	В	Α	MC14051B	MC14052B		MC	C1405	3B
0	0	0	0	X0	Y0	X0	Z0	Y0	X0
0	0	0	1	X1	Y1	X1	Z0	Y0	X1
0	0	1	0	X2	Y2	X2	Z0	Y1	X0
0	0	1	1	Х3	Y3	Х3	Z0	Y1	X1
0	1	0	0	X4			Z1	Y0	X0
0	1	0	1	X5			Z1	Y0	X1
0	1	1	0	X6			Z1	Y1	X0
0	1	1	1	X7			Z1	Y1	X1
1	х	Х	Х	None	No	ne		None	

*Not applicable for MC14052




Figure 2. MC14051B Functional Diagram




Figure 3. MC14052B Functional Diagram




Figure 4. MC14053B Functional Diagram

x = Don't Care

TEST CIRCUITS




Figure 5. ΔV Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

 $\mathsf{A},\,\mathsf{B},\,\mathsf{and}\,\mathsf{C}$ inputs used to turn ON or OFF




Figure 7. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 8. Channel Separation (Adjacent Channels Used For Setup)




Figure 9. Crosstalk, Control Input to Common O/I

NOTE: See also Figures 7 and 8 in the MC14016B data sheet.




Figure 10. Off Channel Leakage





Figure 11. Channel Resistance (RON) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS






Figure 12. $V_{DD} = 7.5 \text{ V}, V_{EE} = -7.5 \text{ V}$




Figure 13. $V_{DD} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V}$




Figure 14. $V_{DD} = 2.5 \text{ V}$, $V_{EE} = -2.5 \text{ V}$

Figure 15. Comparison at 25° C, $V_{DD} = -V_{EE}$

APPLICATIONS INFORMATION

Figure A illustrates use of the on–chip level converter detailed in Figures 2, 3, and 4. The 0–to–5 V Digital Control signal is used to directly control a 9 V_{D-D} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5 \text{ V}$ maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5 \text{ V}$ maximum swing below V_{SS} . The example shows a $\pm 4.5 \text{ V}$ signal which allows a 1/2 volt margin at each

peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{EE} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, V_{DD} = + 10 V, V_{SS} = + 5 V, and V_{EE} – 3 V is acceptable. See the Table below




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

V _{DD} In Volts	V _{SS} In Volts	V _{EE} In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	-8	+ 8/0	$+ 8 \text{ to } - 8 = 16 \text{ V}_{p-p}$
+ 5	0	– 12	+ 5/0	$+ 5 \text{ to} - 12 = 17 \text{ V}_{p-p}$
+ 5	0	0	+ 5/0	$+ 5 \text{ to } 0 = 5 \text{ V}_{p-p}$
+ 5	0	- 5	+ 5/0	$+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$
+ 10	+ 5	- 5	+ 10/ + 5	$+ 10 \text{ to } - 5 = 15 \text{ V}_{p-p}$

ORDERING & SHIPPING INFORMATION:

Device	Package	Shipping
MC14051BCP	PDIP-16	2000 Units per Box
MC14051BD	SOIC-16	48 Units per Rail
MC14051BDR2	SOIC-16	2500 Units / Tape & Reel
MC14051BDT	TSSOP-16	96 Units per Rail
MC14051BDTEL	TSSOP-16	2000 Units / Tape & Reel
MC14051BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14051BF	SOEIAJ-16	See Note 7.
MC14051BFEL	SOEIAJ-16	See Note 7.
MC14052BCP	PDIP-16	2000 Units per Box
MC14052BD	SOIC-16	48 Units per Rail
MC14052BDR2	SOIC-16	2500 Units / Tape & Reel
MC14052BDT	TSSOP-16	96 Units per Rail
MC14052BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14052BF	SOEIAJ-16	See Note 7.
MC14052BFEL	SOEIAJ-16	See Note 7.

ORDERING & SHIPPING INFORMATION:

MC14053BCP	PDIP-16	2000 Units per Box
MC14053BD	SOIC-16	48 Units per Rail
MC14053BDR2	SOIC-16	2500 Units / Tape & Reel
MC14053BDT	TSSOP-16	96 Units per Rail
MC14053BDTEL	TSSOP-16	2000 Units / Tape & Reel
MC14053BDTR2	TSSOP-16	2500 Units / Tape & Reel
MC14053BF	SOEIAJ-16	See Note 7.
MC14053BFEL	SOEIAJ-16	See Note 7.

For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

Quad Analog Switch/Quad Multiplexer

The MC14066B consists of four independent switches capable of controlling either digital or analog signals. This quad bilateral switch is useful in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

The MC14066B is designed to be pin-for-pin compatible with the MC14016B, but has much lower ON resistance. Input voltage swings as large as the full supply voltage can be controlled via each independent control input.

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV/}\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- Pin-for-Pin Replacement for CD4016, CD4016, MC14016B
- For Lower RON, Use The HC4066 High-Speed CMOS Device

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
PD	Power Dissipation, per Package (Note 3.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, $V_{\mbox{in}}$ and $V_{\mbox{out}}$ should be constrained to the range $V_{\mbox{SS}} \leq (V_{\mbox{in}}$ or $V_{\mbox{out}}) \leq V_{\mbox{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



PDIP-14 P SUFFIX CASE 646





SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week


ORDERING INFORMATION

Device	Package	Shipping
MC14066BCP	PDIP-14	2000/Box
MC14066BD	SOIC-14	55/Rail
MC14066BDR2	SOIC-14	2500/Tape & Reel
MC14066BDT	TSSOP-14	96/Rail
MC14066BDTEL	TSSOP-14	2000/Tape & Reel
MC14066BDTR2	TSSOP-14	2500/Tape & Reel
MC14066BF	SOEIAJ-14	See Note 1.
MC14066BFEL	SOEIAJ-14	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.


PIN ASSIGNMENT






LOGIC DIAGRAM AND TRUTH TABLE

(1/4 OF DEVICE SHOWN)







ELECTRICAL CHARACTERISTICS

				- 55°C			25°C		12	5°C	
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (Voltages R	eferen	ced to V _{EE})								
Power Supply Voltage Range	V _{DD}	_		3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\label{eq:control_loss} \begin{split} & \text{Control Inputs:} \\ & \text{$V_{\text{in}} = V_{SS} \text{ or } V_{DD}$,} \\ & \text{Switch I/O: } V_{SS} \leq V_{\text{I/O}} \\ & \leq V_{DD}, \text{ and} \\ & \Delta V_{\text{switch}} \leq 500 \text{ mV (5.)} \end{split}$	 - -	0.25 0.5 1.0	_ _ _	0.005 0.010 0.015	0.25 0.5 1.0		7.5 15 30	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	T _A = 25°C only The channel component, (V _{in} – V _{out})/R _{on} , is not included.)		Typical	(0.2	7 μΑ/kHz) f 0 μΑ/kHz) f 6 μΑ/kHz) f	+ I _{DD}			μА
CONTROL INPUTS (Voltages Referenced to V _{SS})											
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	VIH	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11	_ 	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	_ _ _	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μΑ
Input Capacitance	C _{in}	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN AND OUT (Vo	oltages Ref	erence	d to V _{SS})								
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch (5.) (Figure 1)	∆V _{switch}	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{Switch} \leq 500 \text{ mV } (5.), \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{ (Control), and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$		800 400 220	 - -	250 120 80	1050 500 280		1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15			70 50 45	_ 	25 10 10	70 50 45		135 95 65	Ω
Off–Channel Leakage Current (Figure 6)	l _{off}	15	Vin = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	±100	_	± 0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Switch Off	_	_		10	15	_	_	pF
Capacitance, Feedthrough (Switch Off)	C _{I/O}	-				_	0.47	_			pF

Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ (7.)	Max	Unit
Propagation Delay Times $V_{SS} = 0 \text{ Vdc}$ Input to Output (R _L = 10 k Ω) $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_{L} + 15.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 6.0 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 4.0 \text{ ns}$	tPLH,tPHL	5.0 10 15	_ _ _	20 10 7.0	40 20 15	ns
Control to Output (R _L = 1 k Ω) (Figure 2) Output "1" to High Impedance	^t PHZ	5.0 10 15	_ _ _	40 35 30	80 70 60	ns
Output "0" to High Impedance	^t PLZ	5.0 10 15	_ _ _	40 35 30	80 70 60	ns
High Impedance to Output "1"	[†] PZH	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
High Impedance to Output "0"	^t PZL	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
Second Harmonic Distortion $V_{SS} = -5 \text{ Vdc}$ (Vin = 1.77 Vdc, RMS Centered @ 0.0 Vdc, RL = 10 k Ω , f = 1.0 kHz)	_	5.0	_	0.1	_	%
Bandwidth (Switch ON) (Figure 3) $ \begin{array}{c} \text{V}_{SS} = -5 \text{ Vdc} \\ \text{(R}_L = 1 \text{ k}\Omega, 20 \text{ Log (V}_{Out}/\text{V}_{in}) = -3 \text{ dB, C}_L = 50 \text{ pF,} \\ \text{V}_{in} = 5 \text{ V}_{p-p}) \end{array} $	_	5.0	_	65	_	MHz
Feedthrough Attenuation (Switch OFF) $V_{SS} = -5 \text{ Vdc}$ ($V_{in} = 5 \text{ V}_{p-p}, \text{ R}_L = 1 \text{ k}\Omega, f_{in} = 1.0 \text{ MHz}$) (Figure 3)	_	5.0	_	- 50	_	dB
	_	5.0	_	– 50	_	dB
Crosstalk, Control Input to Signal Output (Figure 5) $V_{SS} = -5 \text{ Vdc}$ $(R_1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega, \text{ Control t}_{TLH} = \text{t}_{THL} = 20 \text{ ns})$	_	5.0	_	300	_	mV _{p-p}

^{6.} The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TEST CIRCUITS




Figure 1. ΔV Across Switch




Figure 2. Turn-On Delay Time Test Circuit and Waveforms

 $V_C = V_{DD}$ for bandwidth test $V_C = V_{SS}$ for feedthrough test




Figure 3. Bandwidth and Feedthrough Attenuation




Figure 4. Channel Separation




Figure 5. Crosstalk, Control to Output




Figure 6. Off Channel Leakage




Figure 7. Channel Resistance (RON) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 8. $V_{DD} = 7.5 \text{ V}, V_{SS} = -7.5 \text{ V}$




Figure 9. $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$




Figure 10. $V_{DD} = 2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$




Figure 11. Comparison at 25°C, V_{DD} = −V_{SS}

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 volt digital control signal is used to directly control a 5 volt peak–to–peak analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage, the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 volt peak–to–peak signal which allows no margin at either peak. If voltage transients above

 V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_X) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 volts. Most parameters are specified up to 15 volts which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

Analog Multiplexers / **Demultiplexers**

The MC14067 multiplexer/demultiplexer is a digitally controlled analog switch featuring low ON resistance and very low leakage current. This device can be used in either digital or analog applications.

The MC14067 is a 16–channel multiplexer/demultiplexer with an inhibit and four binary control inputs A, B, C, and D. These control inputs select 1–of–16 channels by turning ON the appropriate analog switch (see MC14067 truth table.)

- Low OFF Leakage Current
- Matched Channel Resistance
- Low Quiescent Power Consumption
- Low Crosstalk Between Channels
- Wide Operating Voltage Range: 3 to 18 V
- Low Noise
- Pin for Pin Replacement for CD4067B

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient), per Control Pin	± 10	mA
I _{SW}	Switch Through Current	± 25	mA
PD	Power Dissipation, per Package (Note 2.)	500	mW
TA	Ambient Temperature Range	- 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




PDIP-24 P SUFFIX CASE 709





SOIC-24 DW SUFFIX CASE 751E



A = Assembly Location

WL or L = Wafer Lot YY or Y = Year WW or W = Work Week


ORDERING INFORMATION

Device	Package	Shipping
MC14067BCP	PDIP-24	15/Rail
MC14067BDW	SOIC-24	30/Rail
MC14067BDWR2	SOIC-24	1000/Tape & Reel


MC14067 TRUTH TABLE

	Cor		Selected		
Α	В	С	D	Inh	Channel
X 0 1 0	X 0 0	X 0 0	X 0 0	1 0 0 0	None X0 X1 X2
1 0 1 0	1 0 0 1	0 1 1 1	0 0 0 0	0 0 0 0	X3 X4 X5 X6
1 0 1 0	1 0 0 1	1 0 0 0	0 1 1 1	0 0 0 0	X7 X8 X9 X10
1 0 1 0	1 0 0 1 1	0 1 1 1	1 1 1 1	0 0 0 0	X11 X12 X13 X14 X15


MC14067B PIN ASSIGNMENT



MC14067B 16-Channel Analog Multiplexer/Demultiplexer



MC14067 FUNCTIONAL DIAGRAM



ELECTRICAL CHARACTERISTICS

				– 55°C			25°C		12	5°C	
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (3.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages	Refere	nced to V_{SS})								
Power Supply Voltage Range	V _{DD}	_		3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	IDD	5.0 10 15	Control Inputs: $V_{in} = V_{SS}$ or V_{DD} , Switch I/O: $V_{SS} \le V_{I/O} \le V_{DD}$, and $\Delta V_{switch} \le 500 \text{mV}$ (4.)		5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20		150 300 600	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	T _A = 25°C only (The channel component, (V _{in} – V _{out})/R _{on} , is not included.)	(0.07 μA/kHz) f + I _{DD} Typical (0.20 μA/kHz) f + I _{DD} (0.36 μA/kHz) f + I _{DD}			μА				
CONTROL INPUTS — INHIBIT, A, B, C, D (Voltages Referenced to V _{SS})											
Low-Level Input Voltage	VIL	5.0 10 15	R _{on} = per spec, l _{off} = per spec	— — —	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	— — —	1.5 3.0 4.0	V
High-Level Input Voltage	VIH	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	 - -	3.5 7.0 11	 - -	٧
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	1.0	μА
Input Capacitance	C _{in}	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND C	OMMONS	OUT/II	N — X, Y (Voltages Reference	ed to \	/ _{SS})						
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch (4.) (Figure 1)	ΔV _{switch}	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{\mbox{Switch}} \leq 500 \ \mbox{mV (4.)}, \\ V_{\mbox{in}} = V_{\mbox{IL}} \ \mbox{or V}_{\mbox{IH}} \\ (\mbox{Control)}, \ \mbox{and} \ \mbox{V}_{\mbox{in}} \\ 0 \ \mbox{to} \ \mbox{V}_{\mbox{DD}} \ \mbox{(Switch)} \end{array}$		800 400 220	_ _ _	250 120 80	1050 500 280		1300 550 320	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15			70 50 45	_ _ _	25 10 10	70 50 45		135 95 65	Ω
Off-Channel Leakage Current (Figure 2)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	± 100	_	± 0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	_	Inhibit = V _{DD}				10				pF
Capacitance, Common O/I	C _{O/I}	_	Inhibit = V _{DD} (MC14067B) (MC14097B)	_ _	_	_ _	100 60	_ _	_ _	_ _	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	_	Pins Not Adjacent Pins Adjacent	_	_	_	0.47	_	_	_	pF

Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{Switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

MC14067B

ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD} - V _{SS} Vdc	Typ (5.)	Max	Unit
Propagation Delay Times	tPLH, tPHL				ns
Channel Input–to–Channel Output (R _L = 200 kΩ) MC14067B	(Figure 3)	5.0 10 15	35 15 12	90 40 30	
Control Input-to-Channel Output	tPZH, tPZL				ns
Channel Turn–On Time (R _L = 10 kΩ) MC14067B	(Figure 4)	5.0 10 15	240 115 75	600 290 190	
Channel Turn–Off Time (R _L = 300 k Ω)	t _{PHZ} , t _{PLZ}				ns
MC14067B	(Figure 4)	5.0 10 15	250 120 75	625 300 190	
Any Pair of Address Inputs to Output	tPLH, tPHL				ns
MC14067B		5.0 10 15	280 115 85	700 290 215	
Second Harmonic Distortion (R _L = 10 k Ω , f = 1 kHz, V _{in} = 5 V _{p-p})	_	10	0.3	_	%
ON Channel Bandwidth	BW				MHz
[R _L = 1 k Ω , V _{in} = 1/2 (V _{DD} – V _{SS}) _{p-p} (sine-wave)] 20 Log10 (V _{out} /V _{in}) = -3 dB MC14067B	(Figure 5)	10	15	_	
Off Channel Feedthrough Attenuation	_	10	- 40	_	dB
[R _L = 1 k Ω , V _{in} = 1/2 (V _{DD} -V _{SS}) _{p-p} (sine-wave)] f_{in} = 20 MHz - MC14067B	(Figure 5)				
Channel Separation [R _L = 1 k Ω , V _{in} = 1/2 (V _{DD} -V _{SS}) p-p (sine-wave)]	_	10	- 40	_	dB
f _{in} = 20 MHz	(Figure 6)				
Crosstalk, Control Inputs–to–Common O/I (R1 = 1 k Ω , RL = 10 k Ω ,	_	10	30	_	mV
Control $t_r = t_f = 20 \text{ ns}$, Inhibit = V_{SS})	(Figure 7)				

^{5.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14067B




Figure 1. ΔV Across Switch




Figure 3. Propagation Delay Test Circuit and Waveforms V_{in} to V_{out}




Figure 2. Off Channel Leakage




Figure 4. Turn-On and Delay Turn-Off
Test Circuit and Waveforms

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control to Common O/I




Figure 8. Channel Resistance (R_{ON}) Test Circuit




Figure 9. Propagation Delay, Any Pair of Address Inputs to Output

MC14067B

TYPICAL RESISTANCE CHARACTERISTICS




Figure 10. $V_{DD} = 7.5 \text{ V}, V_{SS} = -7.5 \text{ V}$




Figure 11. $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$




Figure 12. $V_{DD} = 2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$




Figure 13. Comparison at 25°C, V_{DD} = −V_{SS}

MC14067B

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Multiplexer/Demultiplexer. The 0–to–5 volt Digital Control signal is used to directly control a 5 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example. $V_{DD} = +5 \text{ V} = \text{logic}$ high at the control inputs; $V_{SS} = \text{GND} = 0 \text{ V} = \text{logic}$ low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must swing neither higher than V_{DD} nor lower than V_{SS} . The example shows a 5 V_{D-D}

signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_X) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{SS} is 18.0 volts. Most parameters are specified up to 15 V which is the recommended maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

8-Channel Data Selector

The MC14512B is an 8-channel data selector constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This data selector finds primary application in signal multiplexing functions. It may also be used for data routing, digital signal switching, signal gating, and number sequence generation.

- Diode Protection on All Inputs
- Single Supply Operation
- 3–State Output (Logic "1", Logic "0", High Impedance)
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range



http://onsemi.com

MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648






SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note NO TAG)

Symbol	Parameter	Value	Unit	
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V	
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V	
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA	
PD	Power Dissipation, per Package (Note NO TAG)	500	mW	
TA	Ambient Temperature Range	-55 to +125	°C	
T _{stg}	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature (8–Second Soldering)	260	°C	

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, $V_{\mbox{in}}$ and $V_{\mbox{out}}$ should be constrained to the range $V_{\mbox{SS}} \leq (V_{\mbox{in}} \mbox{ or } V_{\mbox{out}}) \leq V_{\mbox{DD}}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

ORDERING INFORMATION

Device	Package	Shipping
MC14512BCP	PDIP-16	2000/Box
MC14512BD	SOIC-16	48/Rail
MC14512BDR2	SOIC-16	2500/Tape & Reel
MC14512BF	SOEIAJ-16	See Note 1.
MC14512BFL1	SOEIAJ-16	See Note 1.
MC14512BFR1	SOEIAJ-16	See Note 1.
MC14512BFR2	SOEIAJ-16	See Note 1.


 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

TRUTH TABLE

С	В	Α	Inhibit	Disable	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	Х3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
Х	Х	Х	1	0	0
X	Х	Х	Х	1	High Impedance

X = Don't Care

PIN ASSIGNMENT



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Output Voltage "0" Level Vin = VDD or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
"1" Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	ІОН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _ _	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	_ _ _ _	- 1.7 - 0.36 - 0.9 - 2.4	_ _ _ _	mAdc
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	_ _ _	mAdc
Input Current	l _{in}	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	_	_	_	5.0	7.5	-	_	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (5.) (6.) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	lΤ	5.0 10 15			$I_{T} = (1$.8 μΑ/kHz) f .6 μΑ/kHz) f .4 μΑ/kHz) f	+ IDD			μAdc
Three–State Leakage Current	I _{TL}	15		± 0.1	-	± 0.0001	± 0.1	_	± 3.0	μAdc

^{4.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
5. The formulas given are for the typical characteristics only at 25°C.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

^{6.} To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS (7.) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$, See Figure 1)

				ypes	
Characteristic	Symbol	V_{DD}	Тур (8.)	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns	tTLH, tTHL	5.0	100	200	ns
t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		10 15	50 40	100 80	
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	[†] PLH	5.0 10 15	330 125 85	650 250 170	ns
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	^t PHL	5.0 10 15	330 125 85	650 250 170	ns
3–State Output Delay Times (Figure 3) "1" or "0" to High Z, and High Z to "1" or "0"	tPHZ, tPLZ, tPZH, tPZL	5.0 10 15	60 35 30	150 100 75	ns

- 7. The formulas given are for the typical characteristics only at 25°C.
 8. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Power Dissipation Test Circuit and Waveform




Figure 2. AC Test Circuit and Waveforms





Figure 3. 3-State AC Test Circuit and Waveform

LOGIC DIAGRAM



3-STATE MODE OF OPERATION

Output terminals of several MC14512B 8–Bit Data Selectors can be connected to a single date bus as shown. One MC14512B is selected by the 3–state control, and the remaining devices are disabled into a high–impedance "off" state. The number of 8–bit data selectors, N, that may be connected to a bus line is determined from the output drive current, I_{OD} , 3–state or disable output leakage current, I_{TL} , and the load current, I_{L} , required to drive the bus line

(including fanout to other device inputs), and can be calculated by:

$$N = \frac{I_{OD} - I_{L}}{I_{TL}} + 1$$

N must be calculated for both high and low logic state of the bus line.

Quad 2-Channel Analog Multiplexer/Demultiplexer

The MC14551B is a digitally–controlled analog switch. This device implements a 4PDT solid state switch with low ON impedance and very low OFF Leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V_{DD} V_{EE}) = 3.0 to 18 V
 Note: V_{EE} must be ≤ V_{SS}
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV}\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- For Low R_{ON}, Use The HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- Switch Function is Break Before Make




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648






SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC14551BCP	PDIP-16	2000/Box
MC14551BD	SOIC-16	48/Rail
MC14551BDR2	SOIC-16	2500/Tape & Reel
MC14551BF	SOEIAJ-16	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

MAXIMUM RATINGS (2.)


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range (Referenced to V _{EE} , V _{SS} ≥ V _{EE})	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient) (Referenced to V _{SS} for Control Input & V _{EE} for Switch I/O)	– 0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient), per Control Pin	± 10	mA
I _{SW}	Switch Through Current	± 25	mA
PD	Power Dissipation, per Package (3.)	500	mW
TA	Ambient Temperature Range	- 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C


- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \, \text{or} \, V_{out}) \leq V_{DD}$ for Control inputs and $V_{EE} \leq (V_{in} \, \text{or} \, V_{out}) \leq V_{DD}$ for Switch I/O.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS}, V_{FF} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT





V_{DD} = Pin 16 V_{SS} = Pin 8 V_{EE} = Pin 7

Control	ON				
0	W0 X0 Y0 Z0				
1	W1 X1 Y1 Z1				

NOTE: Control Input referenced to VSS, Analog Inputs and Outputs reference to VEE. VEE must be \leq VSS.

ELECTRICAL CHARACTERISTICS

				- 5	5°C		25°C		125°C		
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS ((Voltages R	eferen	ced to V _{EE})								•
Power Supply Voltage Range	V _{DD}	_	V _{DD} - 3.0 ≥ V _{SS} ≥ V _{EE}	3.0	18	3.0	_	18	3.0	18	٧
Quiescent Current Per Package	I _{DD}	5.0 10 15	Control Inputs: $V_{in} = V_{SS}$ or V_{DD} , Switch I/O: $V_{EE} \le V_{I/O} \le V_{DD}$, and $\Delta V_{switch} \le 500$ mV (5.)		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package)	I _{D(AV)}	5.0 10 15	T _A = 25°C only (The channel component, (V _{in} – V _{out})/R _{on} , is not included.)			Typical	(0.07 μΑ/ (0.20 μΑ/ (0.36 μΑ/	kHz) f +	IDD		μА
CONTROL INPUT (Voltages	Reference	d to V ၃	SS)								
Low-Level Input Voltage	VIL	5.0 10 15	R _{on} = per spec, I _{off} = per spec	1 1 1	1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	VIH	5.0 10 15	R _{on} = per spec, l _{off} = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}		±0.1	_	±0.00001	±0.1	_	±1.0	μΑ
Input Capacitance	C _{in}					_	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND CO	OMMONS (OUT/IN	— W, X, Y, Z (Voltages R	eferen	ced to V	EE)					
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch ^(5.) (Figure 3)	ΔV _{switch}	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load		_	_	10	_	_	_	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{SWitch} \leq 500\text{mV}(5.), \\ V_{in} = V_{IL}\text{or}V_{IH} \\ \text{(Control), and }V_{in} = \\ 0\text{to}V_{DD}\text{(Switch)} \end{array}$	_	800 400 220	_ _ _	250 120 80	1050 500 280	_ _ _	1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR _{on}	5.0 10 15			70 50 45		25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off-Channel Leakage Current (Figure 8)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	±100		±0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}		Switch Off		_	_	10	_	_	_	pF
Capacitance, Common O/I	C _{O/I}				_	_	17	_	_	_	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}		Pins Not Adjacent Pins Adjacent				0.15 0.47	_		_ _	pF

^{4.} Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

Data labeled Typ is not to be used for design purposes, but is interided as an indication of the ic's potential performance.
 For voltage drops across the switch (\Delta V_{Switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (C_L = 50 pF, T_A = 25°C, $V_{EE} \leq V_{SS}$)

Characteristic	Symbol	V _{DD} – V _{EE}	Min	Тур (6.)	Max	Unit
Propagation Delay Times Switch Input to Switch Output (R _L = 10 k Ω) tpLH, tpHL = (0.17 ns/pF) C _L + 26.5 ns tpLH, tpHL = (0.08 ns/pF) C _L + 11 ns tpLH, tpHL = (0.06 ns/pF) C _L + 9.0 ns	^t PLH ^{, t} PHL	5.0 10 15	_ _ _	35 15 12	90 40 30	ns
Control Input to Output (R _L = 10 k Ω) VEE = VSS (Figure 4)	tPLH, tPHL	5.0 10 15	_ _ _	350 140 100	875 350 250	ns
Second Harmonic Distortion R _L = 10 k Ω , f = 1 kHz, V _{in} = 5 V _{p-p}	_	10	_	0.07	_	%
Bandwidth (Figure 5) $R_L = 1 \text{ k}\Omega$, $V_{in} = 1/2 \text{ (V}_{DD} - V_{EE}) p-p$, $20 \text{ Log (V}_{out}/V_{in}) = -3 \text{ dB, C}_L = 50 \text{ pF}$	BW	10	_	17	_	MHz
Off Channel Feedthrough Attenuation, Figure 5 $R_L = 1 \text{ k}\Omega$, $V_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} - \text{V}_{\text{EE}})_{p-p}$, $f_{\text{in}} = 55 \text{ MHz}$	_	10	_	- 50	_	dB
Channel Separation (Figure 6) $R_L = 1 \text{ k}\Omega$, $V_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} - \text{V}_{\text{EE}}) p-p$, $f_{\text{in}} = 3 \text{ MHz}$	_	10	_	- 50	_	dB
Crosstalk, Control Input to Common O/I, Figure 7 R1 = 1 k Ω , R _L = 10 k Ω , Control t _f = t _f = 20 ns	_	10	_	75	_	mV

^{6.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic




Figure 2. MC14551B Functional Diagram

TEST CIRCUITS




Figure 3. ΔV Across Switch

Control input used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 7. Crosstalk, Control Input to Common O/I




Figure 4. Propagation Delay Times, Control to Output




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 8. Off Channel Leakage




Figure 9. Channel Resistance (RON) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 10. V_{DD} @ 7.5 V, V_{EE} @ - 7.5 V




Figure 11. V_{DD} @ 5.0 V, V_{EE} @ -5.0 V




Figure 12. V_{DD} @ 2.5 V, V_{EE} @ - 2.5 V




Figure 13. Comparison at 25 $^{\circ}$ C, V_{DD} @ – V_{EE}

APPLICATIONS INFORMATION

Figure A illustrates use of the on–chip level converter detailed in Figure 2. The 0–to–5 volt Digital Control signal is used to directly control a 9 V_{p-p} analog signal.


The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5$ volt maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5$ volt maximum swing below V_{SS} . The example shows a \pm 4.5 volt signal which allows a 1/2 volt

margin at each peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (D_X) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{EE} is 18.0 volts. Most parameters are specified up to 15 volts which is the recommended maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, V_{DD} = + 10 volts, V_{SS} =+5 volts, and V_{EE} =-3 volts is acceptable. See the table below.






Figure B. External Schottky or Germanium Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

V _{DD} In Volts	V _{SS} In Volts	V _{EE} In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	-8	+ 8/0	$+ 8 \text{ to } - 8 = 16 \text{ V}_{p-p}$
+ 5	0	– 12	+ 5/0	$+ 5 \text{ to} - 12 = 17 \text{ V}_{p-p}$
+ 5	0	0	+ 5/0	$+ 5 \text{ to } 0 = 5 \text{ V}_{p-p}$
+ 5	0	- 5	+ 5/0	$+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$
+ 10		- 5	+ 10/ + 5	$+ 10 \text{ to } - 5 = 15 \text{ V}_{p-p}$

Analog Multiplexers / **Demultiplexers**

High-Performance Silicon-Gate CMOS

The MC74HC4051A, MC74HC4052A and MC74HC4053A utilize silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The HC4051A, HC4052A and HC4053A are identical in pinout to the metal–gate MC14051AB, MC14052AB and MC14053AB. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.


These devices have been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal-gate CMOS analog switches.

For a multiplexer/demultiplexer with injection current protection, see HC4851A and HC4852A.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} V_{EE}) = 2.0$ to 12.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: HC4051A 184 FETs or 46 Equivalent Gates HC4052A — 168 FETs or 42 Equivalent Gates HC4053A — 156 FETs or 39 Equivalent Gates



http://onsemi.com




ORDERING INFORMATION

WW = Work Week

See detailed ordering and shipping information in the package dimensions section on page 67 of this data sheet.

LOGIC DIAGRAM MC74HC4051A Single-Pole, 8-Position Plus Common Off




FUNCTION TABLE - MC74HC4051A


Contr	ol Inp			
	:	Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	X	X	NONE

X = Don't Care

Pinout: MC74HC4051A (Top View)



LOGIC DIAGRAM MC74HC4052A Double-Pole, 4-Position Plus Common Off




FUNCTION TABLE - MC74HC4052A


Contr	ol Input				
Enable	Select B A		ON Ch	annels	
L	L	L	Y0	X0	
L	L	Н	Y1	X1	
L	Н	L	Y2	X2	
L	Н	Н	Y3	Х3	
Н	X	X	NONE		

X = Don't Care

Pinout: MC74HC4052A (Top View)



LOGIC DIAGRAM MC74HC4053A Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

FUNCTION TABLE - MC74HC4053A

Contr	ntrol Inputs					
Enable	C	Selec B	t A	10	N Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	X	Χ	Χ		NONE	

X = Don't Care

Pinout: MC74HC4053A (Top View)



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE)	- 0.5 to + 7.0 - 0.5 to + 14.0	V
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
VIS	Analog Input Voltage	V _{EE} – 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current, Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic DIP† EIAJ/SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC		Referenced to GND) Referenced to V _{EE})	2.0 2.0	6.0 12.0	٧
VEE	Negative DC Supply Voltage, Output (Referenced to GND)		-6.0	GND	٧
VIS	Analog Input Voltage		VEE	Vcc	V
Vin	Digital Input Voltage (Referenced to	GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Sv	witch		1.2	V
TA	Operating Temperature Range, All P	ackage Types	- 55	+ 125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 600 500 400	ns

^{*}For voltage drops across switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) VEE = GND, Except Where Noted

			vcc	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
VIL	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND, VEE = -6.0 V	6.0	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VEE = GND VIO = 0 V VEE = -6.0	6.0 6.0	1 4	10 40	20 80	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC CHARACTERISTICS — Analog Section

					Guara	nteed Lim	nit	
Symbol	Parameter	Condition	Vcc	VEE	–55 to 25°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL} \text{ or } V_{IH}; V_{IS} = V_{CC} \text{ to } V_{EE}; I_S \le 2.0 \text{ mA} $ (Figures 1, 2)	4.5 4.5 6.0	0.0 - 4.5 - 6.0	190 120 100	240 150 125	280 170 140	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}} \text{ (Endpoints)}; I_{\text{S}} \leq 2.0 \text{ mA} $ (Figures 1, 2)	4.5 4.5 6.0	0.0 - 4.5 - 6.0	150 100 80	190 125 100	230 140 115	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{split} &V_{\text{In}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; \\ &V_{\text{IS}} = 1/2 \text{ (VCC} - V_{\text{EE}}); \\ &I_{\text{S}} \leq 2.0 \text{ mA} \end{split}$	4.5 4.5 6.0	0.0 - 4.5 - 6.0	30 12 10	35 15 12	40 18 14	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ $V_{\text{IO}} = V_{\text{CC}} - V_{\text{EE}};$ Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
	Maximum Off–Channel HC4051A Leakage Current, HC4052A Common Channel HC4053A		6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
I _{on}	Maximum On–Channel HC4051A Leakage Current, HC4052A Channel–to–Channel HC4053A	Switch-to-Switch =	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		VCC	Gu	aranteed Lim	nit	
Symbol			–55 to 25°C	≤85°C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)		270 90 59 45	320 110 79 65	350 125 85 75	ns
tPLH, ^t PHL	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 3.0 4.5 6.0	40 25 12 10	60 30 15 13	70 32 18 15	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	160 70 48 39	200 95 63 55	220 110 76 63	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	245 115 49 39	315 145 69 58	345 155 83 67	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I: HC4051A HC4052A HC4053A		130 80 50	130 80 50	130 80 50	
	Feedthrough		1.0	1.0	1.0	

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D)

			Typical @ 25° C, $V_{CC} = 5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$	
C_{PD}	Power Dissipation Capacitance (Figure 13)*	HC4051A	45	pF
		HC4052A	80	
		HC4053A	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			VCC	VEE		Limit*		
Symbol	Parameter	Condition	V	v		25°C		Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	f _{in} = 1MHz Sine Wave; Adjust f _{in} Voltage to Obtain 0dBm at V _{OS} ; Increase f _{in} Frequency Until dB Meter Reads –3dB; R _L = 50Ω, C _L = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	'51 80 80 80	'52 95 95 95	'53 120 120 120	MHz
_	Off-Channel Feedthrough Isolation (Figure 7)	f_{IN} = Sine Wave; Adjust f_{IN} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_f = t_f = 6 \text{ns});$ Adjust R _L at Setup so that I _S = 0A; Enable = GND R _L = 600Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mVpp
		R _L = 10kΩ, C _L = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
_	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051A)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{kHz}, \ R_L = 10 \text{k}\Omega, \ C_L = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $\text{V}_{\text{IS}} = 8.0 \text{Vpp sine wave}$ $\text{V}_{\text{IS}} = 11.0 \text{Vpp sine wave}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, $V_{CC} - V_{EE} = 2.0 \text{ V}$






Figure 1b. Typical On Resistance, $V_{CC} - V_{EE} = 3.0 \text{ V}$



105 90 75 60 45 30 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 V_{IS}, INPUT VOLTAGE (VOLTS), REFERENCED TO VEE

Figure 1c. Typical On Resistance, VCC - VEE = 4.5 V

Figure 1d. Typical On Resistance, VCC - VEE = 6.0 V






Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 9.0 \text{ V}$

Figure 1f. Typical On Resistance, V_{CC} – V_{EE} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up






Figure 6. Maximum On Channel Bandwidth, Test Set-Up




...o.aaoo a... p. ooo a...a j.g capacita...



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up



ANALOG I/O

OFF/ON

TEST
POINT

CL*


TEST
POINT

CHANNEL SELECT

*Includes all probe and jig capacitance

Figure 9a. Propagation Delays, Channel Select to Analog Out

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out



ANALOG I/O

ON

COMMON O/I


TEST
POINT

6
7
8

*Includes all probe and jig capacitance

Figure 10a. Propagation Delays, Analog In to Analog Out

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out



POSITION 1 WHEN TESTING tPHZ AND tPZH
POSITION 2 WHEN TESTING tPLZ AND tPZL

VCC

1

ANALOG I/O

ON/OFF

ENABLE


6

7

8

Figure 11a. Propagation Delays, Enable to Analog Out

Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out



*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic \ high \ GND = 0V = logic \ low$$

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} V_{CC}-GND &= 2 \text{ to } 6 \text{ volts} \\ V_{EE}-GND &= 0 \text{ to } -6 \text{ volts} \\ V_{CC}-V_{EE} &= 2 \text{ to } 12 \text{ volts} \\ \text{and } V_{EE} &\leq GND \end{split}$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example






Figure 16. External Germanium or Schottky Clipping Diodes








b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs






Figure 19. Function Diagram, HC4052A




Figure 20. Function Diagram, HC4053A

ORDERING & SHIPPING INFORMATION

Device	Package	Shipping		
MC74HC4051AN	PDIP-16	500 Units / Unit Pak		
MC74HC4051AD	SOIC-16	48 Units / Rail		
MC74HC4051ADR2	SOIC-16	2500 Units / Tape & Reel		
MC74HC4051ADT	TSSOP-16	96 Units / Rail		
MC74HC4051ADTR2	TSSOP-16	2500 Units / Tape & Reel		
MC74HC4051ADW	SOIC WIDE	48 Units / Rail		
MC74HC4051ADWR2	SOIC WIDE	1000 Units / Tape & Reel		
MC74HC4051AF	SOEIAJ-16	See Note 1.		
MC74HC4051AFEL	SOEIAJ-16	See Note 1.		
MC74HC4052AN	PDIP-16	500 Units / Unit Pak		
MC74HC4052AD	SOIC-16	48 Units / Rail		
MC74HC4052ADR2	SOIC-16	2500 Units / Tape & Reel		
MC74HC4052ADT	TSSOP-16	96 Units / Rail		
MC74HC4052ADTR2	TSSOP-16	2500 Units / Tape & Reel		
MC74HC4052ADW	SOIC WIDE	48 Units / Rail		
MC74HC4052ADWR2	SOIC WIDE	1000 Units / Tape & Reel		
MC74HC4052AF	SOEIAJ-16	See Note 1.		
MC74HC4052AFEL	SOEIAJ-16	See Note 1.		
MC74HC4053AN	PDIP-16	500 Units / Unit Pak		
MC74HC4053AD	SOIC-16	48 Units / Rail		
MC74HC4053ADR2	SOIC-16	2500 Units / Tape & Reel		
MC74HC4053ADT	TSSOP-16	96 Units / Rail		
MC74HC4053ADTR2	TSSOP-16	2500 Units / Tape & Reel		
MC74HC4053ADW	SOIC WIDE	48 Units / Rail		
MC74HC4053ADWR2	SOIC WIDE	1000 Units / Tape & Reel		
MC74HC4053AF	SOEIAJ-16	See Note 1.		
MC74HC4053AFEL	SOEIAJ-16	See Note 1.		

^{1.} For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

Advance Information

Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74HC4066A utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power–supply range (from V_{CC} to GND).

The HC4066A is identical in pinout to the metal–gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage–level translators, see the HC4316A.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Analog Input Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates

A ON/OFF CONTROL XB A ON/OFF CONTROL XC ANALOG OUTPUTS/INPUTS D ON/OFF CONTROL ANALOG INPUTS/OUTPUTS = XA, XB, XC, XD ANALOG INPUTS/OUTPUTS = XA, XB, XC, XD

ANALOG INPUTS/OUTPUTS = X_A, X_B, X_C, X_C PIN 14 = V_{CC} PIN 7 = GND

FUNCTION TABLE


On/Off Control	State of
Input	Analog Switch
L	Off
H	On

This document contains information on a new product. Specifications and information herein are subject to change without notice.



ON Semiconductor

http://onsemi.com



WW or W = Work Week PIN ASSIGNMENT

	AUUIUI		-141
X _A [1 •	14	v _{CC}
X _A [Y _A [Y _B [2	13	V _{CC} A ON/OFF CONTROL
Y _B [3	12	D ON/OFF CONTROL
X _B [4	11	XD
X _B [3 ON/OFF CONTROL	5	10	D Y _D
ON/OFF [6	9	□ Y _C
	7	8	□ x _C

ORDERING INFORMATION

Device	Package	Shipping	
MC74HC4066AN	PDIP-14	2000 / Box	
MC74HC4066AD	SOIC-14	55 / Rail	
MC74HC4066ADR2	SOIC-14	2500 / Reel	
MC74HC4066ADT	TSSOP-14	96 / Rail	
MC74HC4066ADTR2	TSSOP-14	2500 / Reel	
MC74HC4066AF	SOEIAJ-14	See Note 1.	

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a

properly terminated line or bus.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 14.0	V
VIS	Analog Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current Into or Out of Any Pin	± 25	mA
P _D	Power Dissipation in Still Air, Plastic DIP† EIAJ/SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

Symbol	Parameter	Min	Max	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND)	2.0	12.0	V
VIS	Analog Input Voltage (Referenced to GND)	GND	Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature, All Package Types		+ 125	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) VCC = 2.0 V	0	1000	ns
	V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 9.0 V	0 0 0	600 500 400	
	V _{CC} = 12.0 V	0	250	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	V
V _{IL}	Maximum Low–Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	V
l _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	$V_{in} = V_{CC}$ or GND	12.0	± 0.1	± 1.0	± 1.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	$V_{\text{IO}} = V_{\text{CC}} \text{ or GND}$ $V_{\text{IO}} = 0 \text{ V}$	6.0 12.0	2 4	20 40	40 160	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

[†]Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0† 3.0† 4.5 9.0 12.0	— 120 70 70	— 160 85 85		Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or GND (Endpoints) $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0 3.0 4.5 9.0 12.0	 70 50 30	— 85 60	 100 80 80	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{\text{IN}} = V_{\text{IH}} \\ &V_{\text{IS}} = 1/2 \left(V_{\text{CC}} - \text{GND} \right) \\ &I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$	2.0 4.5 9.0 12.0	 20 15 15	 25 20 20	— 30 25 25	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{ID} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 3)	12.0	0.1	0.5	1.0	μΑ
I _{on}	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or GND (Figure 4)	12.0	0.1	0.5	1.0	μА

[†]At supply voltage (V_{CC}) approaching 3 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control Inputs: $t_f = t_f = 6 \text{ ns}$)

			Gu	Guaranteed Limit		
Symbol	Parameter	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 3.0 4.5 9.0 12.0	40 30 5 5 5	50 40 7 7 7	60 50 8 8	ns
tPLZ, tPHZ	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 9.0 12.0	80 60 20 20 20	90 70 25 25 25	110 80 35 35 35	ns
[†] PZL [,] [†] PZH	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 1 1)	2.0 3.0 4.5 9.0 12.0	80 45 20 20 20	90 50 25 25 25	100 60 30 30 30	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough		10 35 1.0	10 35 1.0	10 35 1.0	pF

NOTES:

^{2.} Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C_PD	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*}Used to determine the no–load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{1.} For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V _{CC}	Limit* 25°C 54/74HC	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$ f_{in} = 1 \text{ MHz Sine Wave} $ Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads $-$ 3 dB $R_L = 50 \ \Omega, \ C_L = 10 \ pF $	4.5 9.0 12.0	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ f_{\text{in}} \equiv \text{Sine Wave} $	4.5 9.0 12.0	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω, C_L = 10 pF	4.5 9.0 12.0	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ($t_f = t_f = 6 \text{ ns}$) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	4.5 9.0 12.0	60 130 200	mVPP
		R_L = 10 kΩ, C_L = 10 pF	4.5 9.0 12.0	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz}, \text{ R}_{\text{L}} = 600 \ \Omega, \text{ C}_{\text{L}} = 50 \text{ pF} \end{aligned} $	4.5 9.0 12.0	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 9.0 12.0	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 8.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 11.0 \text{ Vpp sine wave}$	4.5 9.0 12.0	0.10 0.06 0.04	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 1e. Typical On Resistance, $V_{CC} = 12 \text{ V}$

Figure 2. On Resistance Test Set-Up

± GND

MC74HC4066A




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out

MC74HC4066A



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up

MC74HC4066A




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In the example

below, the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak–to–peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (MosorbTM is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 12 V Application




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see HC4316A)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

Product Preview

Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


High-Performance Silicon-Gate CMOS

The MC74HC4316A utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from V_{CC} to V_{EE}).

The HC4316A is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active–low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range (V_{CC} V_{EE}) = 2.0 to 12.0 Volts
- Digital (Control) Power–Supply Voltage Range (V_{CC} GND) = 2.0 to 6.0 Volts, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates

PIN ASSIGNMENT



FUNCTION TABLE

Inp	outs	State of
Enable	On/Off Control	Analog Switch
L	Н	On
L	L	Off
Н	Х	Off
X - don't ca	are.	

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




http://onsemi.com






PDIP-16 P SUFFIX CASE 648





SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

Device	Package	Shipping					
MC74HC4316AN	PDIP-16	2000 / Box					
MC74HC4316AD	SOIC-16	48 / Rail					
MC74HC4316ADR2	SOIC-16	2500 / Reel					
MC74HC4316ADT	TSSOP-16	96 / Rail					
MC74HC4316ADTR2	TSSOP-16	2500 / Reel					
MC74HC4316AF	SOEIAJ-14	See Note 1.					

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D

MAXIMUM RATINGS*

Symbol	Paramete	r	Value	Unit
Vcc	Positive DC Supply Voltage	(Ref. to GND) (Ref. to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 14.0	V
VEE	Negative DC Supply Voltage (F	Ref. to GND)	- 7.0 to + 0.5	V
VIS	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	V	
V _{in}	DC Input Voltage (Ref. to GND)	-0.5 to V _{CC} + 0.5	V	
I	DC Current Into or Out of Any F	Pin	± 25	mA
PD	Power Dissipation in Still Air	Plastic DIP† EIAJ/SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C	
TL	Lead Temperature, 1 mm from (Plastic DIP, SOIC	Case for 10 Seconds C or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	Positive DC Supply Voltage (Ref. to G	ND)	2.0	6.0	V
VEE	Negative DC Supply Voltage (Ref. to 0	GND)	-6.0	GND	V
VIS	Analog Input Voltage		VEE	Vcc	V
V _{in}	Digital Input Voltage (Ref. to GND)	GND	Vcc	V	
V _{IO} *	Static or Dynamic Voltage Across Swit	_	1.2	V	
TA	Operating Temperature, All Package T	ypes	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0 0	1000 600 500 400	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

					Guaranteed Limit			
Symbol	Parameter	Test Conditi	ions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High–Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low–Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
l _{in}	Maximum Input Leakage Current, Control or Enable Inputs	V _{in} = V _{CC} or GND V _{EE} = -6.0 V		6.0	± 0.1	± 1.0	± 1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	$V_{\text{in}} = V_{\text{CC}} \text{ or GND}$ $V_{\text{IO}} = 0 \text{ V}$	V _{EE} = GND V _{EE} = -6.0	6.0 6.0	2 4	20 40	40 160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VFF)

					Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to V_{EE} $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0* 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	— 160 90 90	 200 110 110	240 130 130	Ω
		$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}} \text{ (Endpoints)}$ $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	— 90 70 70	— 115 90 90	— 140 105 105	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - V_{\text{EE}})$ $I_{\text{S}} \le 2.0 \text{ mA}$	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	 20 15 15	 25 20 20	— 30 25 25	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	V _{IO} = V _{IL} V _{IO} = V _{CC} or V _{EE} Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μА
lon	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or V _{EE} (Figure 4)	6.0	-6.0	0.1	0.5	1.0	μА

^{*}At supply voltage (V_{CC} – V_{EE}) approaching 2 V the analog switch—on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

$\textbf{AC ELECTRICAL CHARACTERISTICS} \ (C_L = 50 \ \text{pF, Control or Enable} \ t_f = t_f = 6 \ \text{ns, V}_{EE} = \text{GND})$

			Gu			
Symbol	Parameter	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)		40 6 5	50 8 7	60 9 8	ns
tPLZ, tPHZ	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		130 40 30	160 50 40	200 60 50	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		140 40 30	175 50 40	250 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough	_ _	35 1.0	35 1.0	35 1.0	

NOTES:

^{2.} Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: PD = CPD VCC²f + ICC VCC. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

 $^{1.\} For propagation\ delays\ with\ loads\ other\ than\ 50\ pF, see\ Chapter\ 2\ of\ the\ ON\ Semiconductor\ High-Speed\ CMOS\ Data\ Book\ (DL129/D).$

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V _{CC}	V _{EE} V	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{l} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ \text{Reads} - 3 \text{ dB} \\ \text{RL} = 50 \ \Omega, \ C_L = 10 \ pF \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{IS} \\ &f_{in} = 10 \text{ kHz}, R_L = 600 \Omega, C_L = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \le$ 1 MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mVpp
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, \ R_L = 10 \text{ k}\Omega, \ C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 8.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 11.0 \text{ Vpp sine wave}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 12.0 \text{ V}$

Figure 2. On Resistance Test Set-Up

 V_{EE}

는 GND




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION




Figure 15. Plot, Harmonic Distortion

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example below, the difference between V_{CC} and V_{EE} is twelve volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (MosorbTM is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply (GND ≠ 0 V)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

Analog Multiplexers/ Demultiplexers with Injection Current Effect Control

Automotive Customized

These devices are pin compatible to standard HC405x and MC1405xB analog mux/demux devices, but feature injection current effect control. This makes them especially suited for usage in automotive applications where voltages in excess of normal logic voltage are common.


The injection current effect control allows signals at disabled analog input channels to exceed the supply voltage range without affecting the signal of the enabled analog channel. This eliminates the need for external diode/ resistor networks typically used to keep the analog channel signals within the supply voltage range.

The devices utilize low power silicon gate CMOS technology. The Channel Select and Enable inputs are compatible with standard CMOS outputs.

- Injection Current Cross–Coupling Less than 1mV/mA (See Figure 9)
- Pin Compatible to HC405X and MC1405XB Devices
- Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: 154 FETs or 36 Equivalent Gates



http://onsemi.com





TSSOP-16 DT SUFFIX CASE 948F

CASE 751G



A = Assembly Location WL or L = Wafer Lot

WL or L = Wafer Lot YY or Y = Year

WW or W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 96 of this data sheet.




Figure 1. MC74HC4851A Logic Diagram Single-Pole, 8-Position Plus Common Off

FUNCTION TABLE - MC74HC4851A

Control Inputs				
	;	Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Χ	Χ	NONE




Figure 2. MC74HC4851A 16-Lead Pinout (Top View)

14 X1 13 X X SWITCH 15 X2 X3 11 ANALOG INPUTS/OUTPUTS COMMON OUTPUTS/INPUTS Y0 Y SWITCH Y2 A 10 **CHANNEL-SELECT** PIN 16 = V_{CC} PIN 8 = GND **INPUTS** ENABLE 6

Figure 3. MC74HC4852A Logic Diagram Double-Pole, 4-Position Plus Common Off

FUNCTION TABLE - MC74HC4852A

Control Inputs				
Enable	Sel B	lect A	ON Ch	annels
L	L	L	Y0	X0
L	H	H L	Y1 Y2	X1 X2
L H	H X	H X	Y3 NO	X3 NE

X = Don't Care




Figure 4. MC74HC4852A 16-Lead Pinout (Top View)

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Any Pin) (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	Positive DC Supply Voltage (Referenced to GND)			6.0	V
V _{in}	DC Input Voltage (Any Pin)	(Referenced to GND)	GND	VCC	V
V _{IO} *	Static or Dynamic Voltage Across	Switch	0.0	1.2	V
TA	Operating Temperature Range, All	Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Input	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

^{*}For voltage drops across switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

$\textbf{DC CHARACTERISTICS} \ - \ \textbf{Digital Section} \ (\textit{Voltages Referenced to GND}) \ \textit{V}_{\mbox{EE}} = \mbox{GND}, \ \textit{Except Where Noted} \$

			VCC	Guaranteed Limit			
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
VIL	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
lin	Maximum Input Leakage Current on Digital Pins (Enable/A/B/C)	$V_{in} = V_{CC}$ or GND	6.0	± 0.1	± 1.0	± 1.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	Vin(digital) = VCC or GND Vin(analog) = GND	6.0	2	20	40	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

DC CHARACTERISTICS — Analog Section

				Guara	Guaranteed Limit		
Symbol	Parameter	Condition	VCC	–55 to 25°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}} \text{ to}$ GND; $I_{\text{S}} \le 2.0 \text{ mA}$	2.0 3.0 4.5 6.0	1700 1100 550 400	1750 1200 650 500	1800 1300 750 600	Ω
ΔR _{on}	Delta "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}}/2$ $I_{\text{S}} \le 2.0 \text{ mA}$	2.0 3.0 4.5 6.0	300 160 80 60	400 200 100 80	500 240 120 100	Ω
loff	Maximum Off–Channel Leakage Current, Any One Channel Common Channel	V _{in} = V _{CC} or GND	6.0	±0.1 ±0.2	±0.5 ±2.0	±1.0 ±4.0	μА
lon	Maximum On–Channel Leakage Channel–to–Channel	V _{in} = V _{CC} or GND	6.0	±0.2	±2.0	±4.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

Symbol	Parameter	VCC	–55 to 25°C	≤85°C	≤125°C	Unit
^t PHL, ^t PLH	Maximum Propagation Delay, Analog Input to Analog Output	2.0 3.0 4.5 6.0	160 80 40 30	180 90 45 35	200 100 50 40	ns
[†] PHL ^{, †} PHZ,PZH †PLH [,] †PLZ,PZL	Maximum Propagation Delay, Enable or Channel–Select to Analog Output		260 160 80 60	280 180 90 70	300 200 100 80	ns
C _{in}	Maximum Input Capacitance Digital Pins (All Switches Off) Any Single Analog Pin (All Switches Off) Common Analog Pin		10 35 130	10 35 130	10 35 130	pF
C _{PD}	Power Dissipation Capacitance Typical	5.0	20			pF

INJECTION CURRENT COUPLING SPECIFICATIONS (V_{CC} = 5V, T_A = -55°C to +125°C)

Symbol	Parameter	Тур	Max	Unit	Condition
V∆ _{out}	Maximum Shift of Output Voltage of Enabled Analog Channel	0.1 1.0 0.5 5.0	1.0 5.0 2.0 20		$\begin{aligned} & \text{I}_{\text{in}}{}^{\star} \leq 1 \text{mA}, \ \text{R}_{\text{S}} \leq 3,9 \text{k}\Omega \\ & \text{I}_{\text{in}}{}^{\star} \leq 10 \text{mA}, \ \text{R}_{\text{S}} \leq 3,9 \text{k}\Omega \\ & \text{I}_{\text{in}}{}^{\star} \leq 1 \text{mA}, \ \text{R}_{\text{S}} \leq 20 \text{k}\Omega \\ & \text{I}_{\text{in}}{}^{\star} \leq 10 \text{mA}, \ \text{R}_{\text{S}} \leq 20 \text{k}\Omega \end{aligned}$

^{*} I_{in} = Total current injected into all disabled channels.




Figure 5. Typical On Resistance V_{CC} = 2V

Figure 6. Typical On Resistance V_{CC} = 3V




Figure 7. Typical On Resistance V_{CC} = 4.5V

Figure 8. Typical On Resistance V_{CC} = 6V




Figure 9. Injection Current Coupling Specification




Figure 10. Actual Technology

Requires 32 passive components and one extra 6V regulator to suppress injection current into a standard HC4051 multiplexer




Figure 11. MC74HC4851A Solution
Solution by applying the HC4851A multiplexer




Figure 12. On Resistance Test Set-Up




Figure 13. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 14. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 15. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up






Figure 16. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 17. Propagation Delay, Test Set-Up Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 18. Propagation Delays, Analog In to Analog Out

Figure 19. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 20. Propagation Delays, Enable to Analog Out

Figure 21. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 22. Power Dissipation Capacitance, Test Set-Up




Figure 23. Diagram of Bipolar Coupling Mechanism

Appears if Vin exceeds VCC, driving injection current into the substrate





Figure 24. Function Diagram, HC4851A



ORDERING & SHIPPING INFORMATION

Device	Package	Shipping
MC74HC4851AN	PDIP-16	500 Units / Unit Pak
MC74HC4851AD	SOIC-16	48 Units / Rail
MC74HC4851ADR2	SOIC-16	2500 Units / Tape & Reel
MC74HC4851ADW	SOIC-16 WIDE	48 Units / Rail
MC74HC4851ADWR2	SOIC-16 WIDE	1000 Units / Tape & Reel
MC74HC4851ADT	TSSOP-16	96 Units / Rail
MC74HC4851ADTR2	TSSOP-16	2500 Units / Tape & Reel
MC74HC4852AN	PDIP-16	500 Units / Unit Pak
MC74HC4852AD	SOIC-16	48 Units / Rail
MC74HC4852ADR2	SOIC-16	2500 Units / Tape & Reel
MC74HC4852ADW	SOIC-16 WIDE	48 Units / Rail
MC74HC4852ADWR2	SOIC-16 WIDE	1000 Units / Tape & Reel
MC74HC4852ADT	TSSOP-16	96 Units / Rail
MC74HC4852ADTR2	TSSOP-16	2500 Units / Tape & Reel

Analog Multiplexers / Demultiplexers

High-Performance Silicon-Gate CMOS

The MC74VHC4051, MC74VHC4052 and MC74VHC4053 utilize silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The VHC4051, VHC4052 and VHC4053 are identical in pinout to the high–speed HC4051A, HC4052A and HC4053A, and the metal–gate MC14051B, MC14052B and MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal–gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} V_{EE}) = 2.0$ to 12.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- Chip Complexity: VHC4051 184 FETs or 46 Equivalent Gates

VHC4052 — 168 FETs or 42 Equivalent Gates

VHC4053 — 156 FETs or 39 Equivalent Gates




http://onsemi.com

MARKING DIAGRAMS



SO-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 110 of this data sheet.

LOGIC DIAGRAM MC74VHC4051 Single-Pole, 8-Position Plus Common Off




FUNCTION TABLE - MC74VHC4051


Control Inputs				
	;	Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Χ	X	NONE

X = Don't Care

Pinout: MC74VHC4051 (Top View)



LOGIC DIAGRAM MC74VHC4052 Double-Pole, 4-Position Plus Common Off




FUNCTION TABLE - MC74VHC4052


Control Inputs				
Select B A			ON Ch	annels
Ellable		В А		anneis
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	Х3
Н	X	X	NONE	

X = Don't Care

Pinout: MC74VHC4052 (Top View)



LOGIC DIAGRAM MC74VHC4053 Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

FUNCTION TABLE - MC74VHC4053

	Control Inputs						
Ena	able	C	Selec B	t A	10	l Chann	els
ı	_	L	L	L	Z0	Y0	X0
1	_	L	L	Н	Z0	Y0	X1
1	_	L	Н	L	Z0	Y1	X0
1	_	L	Н	Н	Z0	Y1	X1
1	_	Н	L	L	Z1	Y0	X0
1	_	Н	L	Н	Z1	Y0	X1
1	_	Н	Н	L	Z1	Y1	X0
1	_	Н	Н	Н	Z1	Y1	X1
1	Н	X	Χ	Χ		NONE	

X = Don't Care

Pinout: MC74VHC4053 (Top View)



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 14.0	٧
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
VIS	Analog Input Voltage	V _{EE} – 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
VCC	11,7 0 1	eferenced to GND) Referenced to V _{EE})	2.0 2.0	6.0 12.0	٧
VEE	Negative DC Supply Voltage, Output (Referenced to GND)			GND	٧
VIS	Analog Input Voltage	Analog Input Voltage			V
V _{in}	Digital Input Voltage (Referenced to 0	GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Sw	ritch		1.2	V
TA	Operating Temperature Range, All Pa	ackage Types	- 55	+ 125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	V _{CC} = 2.0 V V _{CC} = 3.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0 0	1000 800 500 400	ns

^{*}For voltage drops across switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC CHARACTERISTICS — **Digital Section** (Voltages Referenced to GND) V_{EE} = GND, Except Where Noted

			vcc	Guara	Guaranteed Limit		
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
VIL	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
lin	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND, V _{EE} = -6.0 V	6.0	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VEE = GND VIO = 0 V VEE = -6.0	6.0 6.0	1 4	10 40	40 80	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section

				Guaranteed Limit			mit	
Symbol	Parameter	Test Conditions	V _{CC}	V _{EE}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ to } V_{\text{EE}}$ $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	200 160 120 100	240 200 150 125	320 280 170 140	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}}$ (Endpoints) $I_{\text{S}} \leq 2.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	150 110 90 80	180 140 120 100	230 190 140 115	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - V_{\text{EE}})$ $I_{\text{S}} \le 2.0 \text{ mA}$	3.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	40 20 10 10	50 25 15 12	80 40 18 14	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} - V _{EE} ; Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μΑ
	Maximum Off–Channel VHC4051 Leakage Current, VHC4052 Common Channel VHC4053	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} - V _{EE} ; Switch Off (Figure 4)	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
l _{on}	Maximum On–Channel VHC4051 Leakage Current, VHC4052 Channel–to–Channel VHC4053	V _{in} = V _{IL} or V _{IH} ; Switch–to–Switch = V _{CC} – V _{EE} ; (Figure 5)	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		VCC	Gu			
Symbol	Parameter		–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)		270 90 59 45	320 110 79 65	350 125 85 75	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)		40 25 12 10	60 30 15 13	70 32 18 15	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		160 70 48 39	200 95 63 55	220 110 76 63	ns
t _{PZL} , ^t PZH	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		245 115 49 39	315 145 69 58	345 155 83 67	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I: VHC4051 VHC4052 VHC4053		130 80 50	130 80 50	130 80 50	
	Feedthrough		1.0	1.0	1.0	1

			Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$	
C _{PD}	Power Dissipation Capacitance (Figure 13)*	VHC4051 VHC4052	45 80	pF
		VHC4053	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

		Parameter Condition		VEE	Limit*			
Symbol	Parameter			v	25°C			Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	f _{in} = 1MHz Sine Wave; Adjust f _{in} Voltage to Obtain 0dBm at V _{OS} ; Increase f _{in} Frequency Until dB Meter Reads –3dB; R _L = 50Ω, C _L = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	'51 80 80 80	'52 95 95 95	'53 120 120 120	MHz
_	Off-Channel Feedthrough Isolation (Figure 7)	f_{IN} = Sine Wave; Adjust f_{IN} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_f = t_f = 6 \text{ns});$ Adjust R _L at Setup so that I _S = 0A; Enable = GND R _L = 600Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mVpp
		R _L = 10kΩ, C _L = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
_	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to VHC4051)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 14)	$\begin{aligned} f_{\text{in}} &= 1 \text{kHz}, \text{R}_{L} = 10 \text{k}\Omega, \text{C}_{L} = 50 \text{pF} \\ \text{THD} &= \text{THD}_{\text{measured}} - \text{THD}_{\text{Source}} \\ \text{V}_{\text{IS}} &= 4.0 \text{Vpp sine wave} \\ \text{V}_{\text{IS}} &= 8.0 \text{Vpp sine wave} \\ \text{V}_{\text{IS}} &= 11.0 \text{Vpp sine wave} \end{aligned}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, $V_{CC} - V_{EE} = 2.0 \text{ V}$




Figure 1b. Typical On Resistance, $V_{CC} - V_{EE} = 3.0 \text{ V}$




Figure 1c. Typical On Resistance, $V_{CC} - V_{EE} = 4.5 \text{ V}$




Figure 1d. Typical On Resistance, V_{CC} – V_{EE} = 6.0 V




Figure 1e. Typical On Resistance, VCC - VEE = 9.0 V




Figure 1f. Typical On Resistance, VCC - VEE = 12.0 V




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off Channel Leakage Current,
Any One Channel, Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 5. Maximum On Channel Bandwidth, Test Set-Up







Figure 6. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 7. Feedthrough Noise, Channel Select to Common Out, Test Set-Up







*Includes all probe and jig capacitance

Figure 9a. Propagation Delays, Channel Select to Analog Out

Figure 8b. Propagation Delay, Test Set-Up Channel Select to Analog Out





*Includes all probe and jig capacitance

Figure 10a. Propagation Delays, Analog In to Analog Out

Figure 9b. Propagation Delay, Test Set-Up Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 10b. Propagation Delay, Test Set-Up Enable to Analog Out



*Includes all probe and jig capacitance

Figure 11. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 12. Power Dissipation Capacitance,
Test Set-Up




Figure 13b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic \ high \ GND = 0V = logic \ low$$

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} V_{CC}-GND &= 2 \text{ to } 6 \text{ volts} \\ V_{EE}-GND &= 0 \text{ to } -6 \text{ volts} \\ V_{CC}-V_{EE} &= 2 \text{ to } 12 \text{ volts} \\ \text{and } V_{EE} &\leq GND \end{split}$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.

MC74VHC4051, MC74VHC4052, MC74VHC4053




Figure 14. Application Example






Figure 15. External Germanium or **Schottky Clipping Diodes**



a. Using Pull-Up Resistors



b. Using HCT Interface

Figure 16. Interfacing LSTTL/NMOS to CMOS Inputs




Figure 18. Function Diagram, VHC4051

MC74VHC4051, MC74VHC4052, MC74VHC4053




Figure 19. Function Diagram, VHC4052




Figure 20. Function Diagram, VHC4053

MC74VHC4051, MC74VHC4052, MC74VHC4053

ORDERING & SHIPPING INFORMATION

Device	Package	Shipping		
MC74VHC4051D	SOIC-16	48 Units / Rail		
MC74VHC4051DR2	SOIC-16	2500 Units / Tape & Reel		
MC74VHC4051DT	TSSOP-16	96 Units / Rail		
MC74VHC4051DTR2	TSSOP-16	2500 Units / Tape & Reel		
MC74VHC4052D	SOIC-16	48 Units / Rail		
MC74VHC4052DR2	SOIC-16	2500 Units / Tape & Reel		
MC74VHC4052DT	TSSOP-16	96 Units / Rail		
MC74VHC4052DTR2	TSSOP-16	2500 Units / Tape & Reel		
MC74VHC4053D	SOIC-16	48 Units / Rail		
MC74VHC4053DR2	SOIC-16	2500 Units / Tape & Reel		
MC74VHC4053DT	TSSOP-16	96 Units / Rail		
MC74VHC4053DTR2	TSSOP-16	2500 Units / Tape & Reel		

Advance Information


Analog Switch

The MC74VHC1G66 is an advanced high speed CMOS bilateral analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining CMOS low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power–supply range (from V_{CC} to GND).

The MC74VHC1G66 is compatible in function to a single gate of the High Speed CMOS MC74VHC4066 and the metal–gate CMOS MC14066. The device has been designed so that the ON resistances (R_{ON}) are much lower and more linear over input voltage than R_{ON} of the metal–gate CMOS or High Speed CMOS analog switches.


The ON/OFF control inputs are compatible with standard CMOS outputs; with pull-up resistors, it is compatible with LSTTL outputs.

- High Speed: tpD = TBD (Typ) at VCC = 5 V
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25^{\circ}C$
- Diode Protection Provided on Inputs and Outputs
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14066 or the HC4066
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; MM > 200 V, CDM > 1500 V
- Chip Complexity: 11 FETs or 3 Equivalent Gates



5-Lead SOT-353 Pinout (Top View)

LOGIC SYMBOL






ON Semiconductor

http://onsemi.com



SC-88A / SOT-353 DF SUFFIX CASE 419A

MARKING DIAGRAM



	PIN ASSIGNMENT						
1	IN/OUT XA						
2	OUT/IN Y _A						
3	GND						
4	ON/OFF CONTROL						
5	VCC						

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 117 of this data sheet.

FUNCTION TABLE

On/Off Control Input	State of Analog Switch
L	Off
Н	On
Н	On

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
DC Supply Voltage	Vcc	-0.5 to +7.0	V
Digital Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Analog Output Voltage	V _{IS}	-0.5 to V _{CC} + 0.5	V
Digital Input Diode Current	lικ	-20	mA
DC Supply Current, V _{CC} and GND	lcc	+25	mA
Power dissipation in still air, SC-88A †	PD	200	mW
Lead temperature, 1 mm from case for 10 s	TL	260	°C
Storage temperature	T _{stg}	-65 to +150	°C

[†]Derating — SC-88A Package: -3 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
DC Supply Voltage	Vcc	4.5	5.5	V
Digital Input Voltage	V _{IN}	GND	Vcc	V
Analog Input Voltage	VIS	GND	Vcc	V
Static or Dynamic Voltage Across Switch	V _{IO} *		1.2	V
Operating Temperature Range	T _A	- 55	+85	°C
Input Rise and Fall Time ON/OFF Control Input $V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$	t _r , t _f	0 0	100 20	ns/V

^{*} For voltage drops across the switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e. the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS

			VCC	V_{CC} $T_A = 25^{\circ}C$		2	T _A ≤	85°C	T _A ≤ '	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High–Level Input Voltage ON/OFF Control Input	R _{ON} = Per Spec	2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V _{IL}	Maximum Low–Level Input Voltage ON/OFF Control Input	R _{ON} = Per Spec	2.0 3.0 4.5 5.5			0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65	V
I _{IN}	Maximum Input Leakage Current ON/OFF Control Input	V _{IN} = V _{CC} or GND	0 to 5.5			±0.1		±1.0		±1.0	μА
lcc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $V_{IO} = 0V$	5.5			2.0		20		40	μА
RON	Maximum "ON" Resistance	V _{IN} = V _{IH} V _{IS} = V _{CC} or GND I _{IS} ≤ 10mA (Figure 1)	3.0 4.5 5.5		30 20 15	50 30 20		70 40 35		100 50 45	Ω
		Endpoints $V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS} \le 10$ mA (Figure 1)	3.0 4.5 5.5		25 12 8	50 20 15		65 26 23		90 40 32	Ω
loff	Maximum Off–Channel Leakage Current	V _{IN} = V _{IL} V _{IS} = V _{CC} or GND Switch Off (Figure 2)	5.5			0.1		0.5		1.0	μΑ
ION	Maximum On–Channel Leakage Current	V _{IN} = V _{IH} V _{IS} = V _{CC} or GND Switch On (Figure 3)	5.5			0.1		0.5		1.0	μА

AC ELECTRICAL CHARACTERISTICS (C_{load} = 50 pF, Input t_r/t_f = 3.0ns)

			VCC	1	T _A = 25°(T _A ≤	85°C	T _A ≤ '	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
tPLH, tPHL	Maximum Propogation Delay, Input X to Y	Y _A = Open Figure 4	2.0 3.0 4.5 5.5		1 0 0 0	5 2 1 1		6 3 1 1		7 4 2 1	ns
t _{PLZ} , t _{PHZ}	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
tPZL, tPZH	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
C _{IN}	Maximum Input	ON/OFF Control Input	0.0		3	10		10		10	pF
	Capacitance	Contol Input = GND Analog I/O Feedthrough	5.0		4 4	10 10		10 10		10 10	

		Typical @ 25°C, V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance (Note NO TAG)	18	pF

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in}+I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in}+I_{CC} • V_{CC}.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	vcc	Limit 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response Figure 7	f_{in} = 1 MHz Sine Wave Adjust f_{in} voltage to obtain 0 dBm at VOS Increase f_{in} = frequency until dB meter reads –3dB R _L = 50 Ω , C _L = 10 pF	3.0 4.5 5.5	150 175 200	MHz
ISO _{off}	Off-Channel Feedthrough Isolation Figure 8	f_{in} = Sine Wave Adjust f_{in} voltage to obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF	3.0 4.5 5.5	-50 -50 -50	dB
		$f_{in} = 1.0 \text{ kHz}, R_L = 50\Omega, C_L = 10 \text{ pF}$	3.0 4.5 5.5	-40 -40 -40	
NOISE _{feed}	Feedthrough Noise Control to Switch Figure 9	$V_{in} \le 1$ MHz Square Wave ($t_{\Gamma} = t_{f} = 2ns$) Adjust R _L at setup so that $I_{S} = 0$ A R _L = 600Ω , C _L = 50 pF	3.0 4.5 5.5	45 60 130	mVpp
		$R_L = 50\Omega$, $C_L = 10 pF$	3.0 4.5 5.5	25 30 60	
THD	Total Harmonic Distortion Figure 10	f_{in} = 1 kHz, R _L = 10k Ω , C _L = 50 pF THD = THD _{Measured} - THD _{Source} V _{IS} = 3.0 Vpp sine wave V _{IS} = 4.0 Vpp sine wave V _{IS} = 5.0 Vpp sine wave	3.3 4.5 5.5	0.20 0.10 0.06	%

^{1.} CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC}(OPR) = CpD \bullet V_{CC} \bullet f_{in} + I_{CC}$. CpD is used to determine the no–load dynamic power consumption; $P_D = CpD \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off-Channel Leakage Current Test Set-Up




Figure 3. Maximum On-Channel Leakage Current Test Set-Up




Figure 4. Propagation Delay Test Set-Up

Switch to Position 1 when testing tpLZ and tpZL Switch to Position 2 when testing tpHZ and tpZH




Figure 5. Propagation Delay Output Enable/Disable Test Set-Up






Figure 6. Power Dissipation Capacitance Test Set-Up



 $V_{\rm IS}$ $V_{\rm OS}$ $V_{\rm CC}$ $V_{\rm CC}$

Figure 7. Maximum On-Channel Bandwidth
Test Set-Up

Figure 8. Off-Channel Feedthrough Isolation Test Set-Up



To Distortion Meter V_{CC} V_{IS} V_{CC} V_{CC} V_{IS} V_{CC} V_{CC}

Figure 9. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up

Figure 10. Total Harmonic Distortion Test Set-Up




Figure 11. Propagation Delay, Analog In to Analog Out Waveforms




Figure 12. Propagation Delay, ON/OFF Control

DEVICE ORDERING INFORMATION

			Device Nome	nclature				
Device Order Number	Circuit Indicator	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape and Reel Size
MC74VHC1G66DFT1	MC	74	VHC1G	66	DF	T1	SC-88A / SOT-353	7–Inch/3000 Unit

Advance Information


Analog Switch

The MC74VHC1GT66 is an advanced high speed CMOS bilateral analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining CMOS low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power–supply range (from V_{CC} to GND).

The MC74VHC1GT66 is compatible in function to a single gate of the very High Speed CMOS MC74VHCT4066. The device has been designed so that the ON resistances (R_{ON}) are much lower and more linear over input voltage than R_{ON} of the metal–gate CMOS or High Speed CMOS analog switches.


The ON/OFF Control input is compatible with TTL-type input thresholds allowing the device to be used as a logic-level translator from 3.0V CMOS logic to 5.0V CMOS logic or from 1.8V CMOS logic to 3.0V CMOS logic while operating at the high-voltage power supply. The input protection circuitry on this device allows overvoltage tolerance on the input, which provides protection when voltages of up to 7V are applied, regardless of the supply voltage. This allows the MC74VHC1GT66 to be used to interface 5V circuits to 3V circuits.

- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25 \text{°C}$
- Diode Protection Provided on Inputs and Outputs
- Improved Linearity and Lower ON Resistance over Input Voltage
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; MM > 200 V, CDM > 1500 V



5-Lead SOT-353 Pinout (Top View)

LOGIC SYMBOL



This document contains information on a new product. Specifications and information herein are subject to change without notice.



ON Semiconductor

http://onsemi.com



SC-88A / SOT-353 DF SUFFIX CASE 419A

MARKING DIAGRAM



PIN I

d = Date Code

PIN ASSIGNMENT					
1	IN/OUT X _A				
2	OUT/IN Y _A				
3	GND				
4	ON/OFF CONTROL				
5	VCC				

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 124 of this data sheet.

FUNCTION TABLE

State of Analog Switch
Off
On

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
DC Supply Voltage	Vcc	-0.5 to +7.0	V
Digital Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Analog Output Voltage	V _{IS}	-0.5 to V _{CC} + 0.5	V
Digital Input Diode Current	lικ	-20	mA
DC Supply Current, V _{CC} and GND	lcc	+25	mA
Power dissipation in still air, SC-88A †	PD	200	mW
Lead temperature, 1 mm from case for 10 s	TL	260	°C
Storage temperature	T _{stg}	-65 to +150	°C

[†]Derating — SC–88A Package: –3 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
DC Supply Voltage	Vcc	4.5	5.5	V
Digital Input Voltage	V _{IN}	GND	Vcc	V
Analog Input Voltage	VIS	GND	Vcc	V
Static or Dynamic Voltage Across Switch	V _{IO} *		1.2	V
Operating Temperature Range	TA	- 55	+85	°C
Input Rise and Fall Time ON/OFF Control Input $V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$	t _r , t _f	0 0	100 20	ns/V

^{*} For voltage drops across the switch greater than 1.2V (switch on), excessive V_{CC} current may be drawn; i.e. the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS

			VCC	Т	A = 25°0	3	T _A ≤	85°C	T _A ≤ ¹	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
VIH	Minimum High-Level Input Voltage ON/OFF Control Input	R _{ON} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0			1.2 2.0 2.0		1.2 2.0 2.0		V
V_{IL}	Maximum Low–Level Input Voltage ON/OFF Control Input	R _{ON} = Per Spec	3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
I _{IN}	Maximum Input Leakage Current ON/OFF Control Input	$V_{IN} = V_{CC}$ or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
ICC	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $V_{IO} = 0V$	5.5			2.0		20		40	μА
ICCT	Quiescent Supply Current	ON/OFF Control at 3.4V	5.5			1.35		1.5		1.65	mA
RON	Maximum "ON" Resistance	$V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS} \le 10$ mA (Figure 1)	3.0 4.5 5.5		30 20 15	50 30 20		70 40 35		100 50 45	Ω
		Endpoints $V_{IN} = V_{IH}$ $V_{IS} = V_{CC}$ or GND $ I_{IS} \le 10$ mA (Figure 1)	3.0 4.5 5.5		25 12 8	50 20 15		65 26 23		90 40 32	Ω
IOFF	Maximum Off–Channel Leakage Current	V _{IN} = V _{IL} V _{IS} = V _{CC} or GND Switch Off (Figure 2)	5.5			0.1		0.5		1.0	μΑ
ION	Maximum On–Channel Leakage Current	V _{IN} = V _{IH} V _{IS} = V _{CC} or GND Switch On (Figure 3)	5.5			0.1		0.5		1.0	μΑ

AC ELECTRICAL CHARACTERISTICS (C_{load} = 50 pF, Input t_f/t_f = 3.0ns)

			V _{CC} T _A =		A = 25°		T _A ≤	85°C	T _A ≤ 1	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
tPLH, tPHL	Maximum Propogation Delay, Input X to Y	Y _A = Open Figure 4	2.0 3.0 4.5 5.5		1 0 0 0	5 2 1 1		6 3 1 1		7 4 2 1	ns
t _{PLZ} , t _{PHZ}	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
t _{PZL} , t _{PZH}	Maximum Propogation Delay, ON/OFF Control to Analog Output	R_L = 1000 $Ω$ Figure 5	2.0 3.0 4.5 5.5		15 8 6 4	35 15 10 7		46 20 13 9		57 25 17 11	ns
C _{IN}	Maximum Input	ON/OFF Control Input	0.0		3	10		10		10	pF
	Capacitance	Contol Input = GND Analog I/O Feedthrough	5.0		4 4	10 10		10 10		10 10	

		Typical @ 25°C, V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance (Note NO TAG)	18	pF

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	vcc	Limit 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response Figure 7	f_{in} = 1 MHz Sine Wave Adjust f_{in} voltage to obtain 0 dBm at VOS Increase f_{in} = frequency until dB meter reads –3dB R _L = 50 Ω , C _L = 10 pF	3.0 4.5 5.5	150 175 200	MHz
ISO _{off}	Off-Channel Feedthrough Isolation Figure 8	f_{in} = Sine Wave Adjust f_{in} voltage to obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF	3.0 4.5 5.5	-50 -50 -50	dB
		$f_{in} = 1.0 \text{ kHz}, R_L = 50\Omega, C_L = 10 \text{ pF}$	3.0 4.5 5.5	-40 -40 -40	
NOISE _{feed}	Feedthrough Noise Control to Switch Figure 9	$V_{in} \le 1$ MHz Square Wave ($t_{\Gamma} = t_{f} = 2ns$) Adjust R _L at setup so that $I_{S} = 0$ A R _L = 600Ω , C _L = 50 pF	3.0 4.5 5.5	45 60 130	mVpp
		$R_L = 50\Omega$, $C_L = 10 pF$	3.0 4.5 5.5	25 30 60	
THD	Total Harmonic Distortion Figure 10	f_{in} = 1 kHz, R _L = 10k Ω , C _L = 50 pF THD = THD _{Measured} - THD _{Source} V _{IS} = 3.0 Vpp sine wave V _{IS} = 4.0 Vpp sine wave V _{IS} = 5.0 Vpp sine wave	3.3 4.5 5.5	0.20 0.10 0.06	%

^{1.} CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC}(OPR) = CpD \bullet V_{CC} \bullet f_{in} + I_{CC}$. CpD is used to determine the no–load dynamic power consumption; $P_D = CpD \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off-Channel Leakage Current Test Set-Up




Figure 3. Maximum On-Channel Leakage Current Test Set-Up




Figure 4. Propagation Delay Test Set-Up

TEST POINT

VCC

RL

2

CL*

*Includes all probe and jig capacitance.

Switch to Position 1 when testing t_{PLZ} and t_{PZL} Switch to Position 2 when testing t_{PHZ} and t_{PZH}

Figure 5. Propagation Delay Output Enable/Disable
Test Set-Up






Figure 6. Power Dissipation Capacitance Test Set-Up



V_{IS} V_{OS} V_{CC} V_{CC} S_{Includes all probe and jig capacitance.</sup>}

Figure 7. Maximum On-Channel Bandwidth
Test Set-Up

Figure 8. Off-Channel Feedthrough Isolation Test Set-Up



Meter V_{CC} /2 V_{IS} V_{CC} / V_{IS} V_{CC} / V_{IS} $V_$

Figure 9. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up

Figure 10. Total Harmonic Distortion Test Set-Up




Figure 11. Propagation Delay, Analog In to Analog Out Waveforms




Figure 12. Propagation Delay, ON/OFF Control

DEVICE ORDERING INFORMATION

	Device Nomenclature							
Device Order Number	Circuit Indicator	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape and Reel Size
MC74VHC1GT66DFT1	MC	74	VHC1G	T66	DF	T1	SC-88A / SOT-353	7–Inch/3000 Unit

Product Preview

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVX4051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).


The LVX4051 is similar in pinout to the LVX8051, HC4051A and the metal–gate MC14051B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0 \text{ to } 6.0 \text{ V}$
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise

LOGIC DIAGRAM MC74LVX4051 Single-Pole, 8-Position Plus Common Off



This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



ORDERING INFORMATION

Device	Package	Shipping
MC74LVX4051D	SOIC	TBD
MC74LVX4051DT	TSSOP	TBD

FUNCTION TABLE - MC74LVX4051

Conti	rol Inp			
		Select	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Χ	Χ	NONE

X = Don't Care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
Vcc	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 7.0	V
VIS	Analog Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	-6.6	GND	V
Vcc	Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE)	2.0 2.0	3.3 6.6	V
VIS	Analog Input Voltage	VEE	Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)	0	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.3 \ V \\ V_{CC} = 5.0 \ V \pm 0.5 \ V \end{array} $	0	100 20	ns/V

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

Product Preview

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVX4052 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).


The LVX4052 is similar in pinout to the high–speed HC4052A, and the metal–gate MC14052B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0 \text{ to } 6.0 \text{ V}$
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise

LOGIC DIAGRAM MC74LVX4052 Double-Pole, 4-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



ORDERING INFORMATION

Device	Package	Shipping
MC74LVX4052D	SOIC	TBD
MC74LVX4052DT	TSSOP	TBD

FUNCTION TABLE - MC74LVX4052

Control Inputs				
Select				
Enable	B A		ON Ch	annels
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	Х3
Н	Х	Χ	NC	NE

X = Don't Care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
VCC	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 7.0	V
VIS	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	-6.6	GND	V
VCC	Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE)	2.0 2.0	3.3 6.6	V
VIS	Analog Input Voltage		Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)		Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types		+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $	0	100	ns/V
	$V_{CC} = 5.0 V \pm 0.5 V$	0	20	

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

Product Preview

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVX4053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).


The LVX4053 is similar in pinout to the LVX8053, HC4053A, and the metal-gate MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0 \text{ to } 6.0 \text{ V}$
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise

LOGIC DIAGRAM Triple Single-Pole, Double-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



ORDERING INFORMATION

Device	Package	Shipping
MC74LVX4053D	SOIC	TBD
MC74LVX4053DT	TSSOP	TBD

FUNCTION TABLE - MC74LVX4053

Cont	rol Inp	outs				
	l	Selec	-			
Enable	С	В	Α	ON	Chann	iels
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	Х	Χ	Χ		NONE	

X = Don't Care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
Vcc	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	- 0.5 to + 7.0 - 0.5 to + 7.0	٧
VIS	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	٧
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VEE	Negative DC Supply Voltage (Referenced to GND)	-6.6	GND	V
VCC	Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE)	2.0 2.0	3.3 6.6	V
VIS	Analog Input Voltage		Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)		Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types		+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $	0	100 20	ns/V

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

Quad Analog Switch/ Multiplexer/Demultiplexer High-Performance Silicon-Gate CMOS


The MC74LVX4066 utilizes silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF—channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power—supply range (from V_{CC} to GND).

The LVX4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 Volts
- Analog Input Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates

LOGIC DIAGRAM





ON Semiconductor


http://onsemi.com





14-LEAD SOIC D SUFFIX CASE 751A 14-LEAD TSSOP DT SUFFIX CASE 948G

PIN CONNECTION AND MARKING DIAGRAM (Top View)



For detailed package marking information, see the Marking Diagram section on page 140 of this data sheet.

FUNCTION TABLE

On/Off Control	State of
Input	Analog Switch
L	Off
H	On

ORDERING INFORMATION

Device	Package	Shipping
MC74LVX4066D	SOIC	55 Units/Rail
MC74LVX4066DR2	SOIC	2500 Units/Reel
MC74LVX4066DT	TSSOP	96 Units/Rail
MC74LVX4066DTR2	TSSOP	2500 Units/Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I _{in}	DC Current Into or Out of ON/OFF Control Pins	± 20	mA
Is	DC Current Into or Out of Switch Pins	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VIS	Analog Input Voltage (Referenced to GND)	GND	Vcc	V
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch	_	1.2	V
TA	Operating Temperature, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.3 \ V \\ V_{CC} = 5.0 \ V \pm 0.5 \ V \end{array} $	0	100 20	ns/V

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85	1.5 2.1 3.15 3.85	1.5 2.1 3.15 3.85	V
VIL	Maximum Low–Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	2.0 3.0 4.5 5.5	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	V
l _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	V _{in} = V _{CC} or GND	5.5V	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND V _{IO} = 0 V	5.5	4.0	40	160	μΑ

^{2.} Specifications are for design target only. Not final specification limits.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $ I_{\text{S}} \le 10$ mA (Figures 1, 2)	2.0† 3.0 4.5 5.5	— 40 25 20	— 45 30 25	— 50 35 30	Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or GND (Endpoints) $ I_{\text{S}} \le 10 \text{ mA}$ (Figures 1, 2)	2.0 3.0 4.5 5.5	— 30 25 20	— 35 30 25	 40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IH}$ $V_{IS} = 1/2 (V_{CC} - GND)$ $I_{S} \le 2.0 \text{ mA}$	3.0 4.5 5.5	15 10 10	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{IN} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
l _{on}	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or GND (Figure 4)	5.5	0.1	0.5	1.0	μА

 $[\]dagger$ At supply voltage (V_{CC}) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals (See Figure 1a).

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, ON/OFF Control Inputs: $t_f = t_f = 6$ ns)

			Guaranteed Limit			
Symbol	Parameter	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 3.0 4.5 5.5	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
tPLZ, tPHZ	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
^t PZL [,] [†] PZH	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 1 1)	2.0 3.0 4.5 5.5	20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough	_ _ _	10 35 1.0	10 35 1.0	10 35 1.0	pF
			Typical @ 25°C, V _{CC} = 5.0 V			


		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V _{CC}	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{aligned} f_{\text{in}} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{OS}} \\ &\text{Increase } f_{\text{in}} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &\text{R}_{\text{L}} &= 50 \Omega, \text{ C}_{\text{L}} = 10 \text{ pF} \end{aligned}$	4.5 5.5	150 160	MHz
_	Off–Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz}, \text{ R}_{\text{L}} = 600 \ \Omega, \text{ C}_{\text{L}} = 50 \text{ pF} \end{aligned} $	4.5 5.5	- 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 37 - 37	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	4.5 5.5	100 200	mVpp
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	4.5 5.5	50 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz, R}_{\text{L}} = 600 \ \Omega, C_{\text{L}} = 50 \text{ pF} \end{aligned} $	4.5 5.5	- 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, R_{\text{L}} = 10 \text{ k}\Omega, C_{\text{L}} = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 5.0 \text{ Vpp sine wave}$	4.5 5.5	0.10 0.06	%


^{*}Guaranteed limits not tested. Determined by design and verified by qualification.



400 350 300 25°C 25°C 25°C 150 100 50 0 0.5 1 1.5 2 2.5 Vin (Volts)

Figure 1a. Typical On Resistance, $V_{CC} = 2.0 \text{ V}$, $T = 25^{\circ}\text{C}$

Figure 1b. Typical On Resistance, V_{CC} = 2.0 V






Figure 1c. Typical On Resistance, $V_{CC} = 3.0 \text{ V}$

Figure 1d. Typical On Resistance, $V_{CC} = 4.5 \text{ V}$

DC ANALYZER

VCC

COMMON OUT




Figure 1e. Typical On Resistance, V_{CC} = 5.5 V

Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On–Channel Bandwidth
Test Set–Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between V_{CC} and GND is six volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of six volts peak—to—peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (Mosorb™ is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 6.0 V Application




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to CMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

MARKING DIAGRAMS

(Top View)



*See Applications Note #AND8004/D for date code and traceability information.

Quad Analog Switch/ Multiplexer/Demultiplexer High-Performance Silicon-Gate CMOS


The MC74LVXT4066 utilizes silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF—channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power—supply range (from V_{CC} to GND).

The LVXT4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard LSTTL outputs. The input protection circuitry on this device allows overvoltage tolerance on the ON/OFF control inputs, allowing the device to be used as a logic–level translator from 3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT4066 input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the MC74LVXT4066 to be used to interface 5V circuits to 3V circuits.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 Volts
- Analog Input Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise





http://onsemi.com





14-LEAD SOIC D SUFFIX CASE 751A 14-LEAD TSSOP DT SUFFIX CASE 948G

PIN CONNECTION AND MARKING DIAGRAM (Top View)

X _A Y _A Y _B X _B B ON/OFF	1 • 2 3 4 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	14 13 12 11	V _{CC} A ON/OFF CONTROL D ON/OFF CONTROL X _D
CONTROL C ON/OFF CONTROL GND	5 6 7	10 9 8	Y _C

For detailed package marking information, see the Marking Diagram section on page 150 of this data sheet.

FUNCTION TABLE

On/Off Control	State of
Input	Analog Switch
L	Off
H	On

ORDERING INFORMATION

Device	Package	Shipping
MC74LVXT4066D	SOIC	55 Units/Rail
MC74LVXT4066DR2	SOIC	2500 Units/Reel
MC74LVXT4066DT	TSSOP	96 Units/Rail
MC74LVXT4066DTR2	TSSOP	2500 Units/Reel

PIN 7 = GND

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current Into or Out of Any Pin	-20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	5.5	V
VIS	Analog Input Voltage (Referenced to GND)	GND	Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch	_	1.2	V
TA	Operating Temperature, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.3 \ V \\ V_{CC} = 5.0 \ V \pm 0.5 \ V \end{array} $	0 0	100 20	ns/V

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit		mit	
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V
VIL	Maximum Low–Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
l _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	V _{in} = V _{CC} or GND	5.5	± 0.1	± 1.0	± 1.0	μА
ICC	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND V _{IO} = 0 V	5.5	4.0	40	160	μΑ

^{3.} Specifications are for design target only. Not final specification limits.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0† 3.0 4.5 5.5	— 40 25 20	— 45 28 25	— 50 35 30	Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or GND (Endpoints) $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0 3.0 4.5 5.5	— 30 25 20	— 35 28 25	40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{\text{IN}} = V_{\text{IH}} \\ &V_{\text{IS}} = 1/2 \left(V_{\text{CC}} - \text{GND} \right) \\ &I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$	3.0 4.5 5.5	15 10 10	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{IN} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
l _{on}	Maximum On–Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or GND (Figure 4)	5.5	0.1	0.5	1.0	μА

 $[\]dagger$ At supply voltage (V_{CC}) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, ON/OFF Control Inputs: $t_f = t_f = 6$ ns)

			Gu	Guaranteed Limit		
Symbol	Parameter	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 3.0 4.5 5.5	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 1 1)	2.0 3.0 4.5 5.5	20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough	_ _ _	10 35 1.0	10 35 1.0	10 35 1.0	pF
			Typical @ 25°C, V _{CC} = 5.0 V			

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V _{CC}	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{aligned} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &\text{R}_{L} &= 50 \Omega, \text{ C}_{L} = 10 \text{ pF} \end{aligned}$	4.5 5.5	150 160	MHz
_	Off–Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz}, \text{ R}_{\text{L}} = 600 \ \Omega, \text{ C}_{\text{L}} = 50 \text{ pF} \end{aligned} $	4.5 5.5	- 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 37 - 37	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f = 3 \text{ ns}$) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	4.5 5.5	100 200	mVPP
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	4.5 5.5	50 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$\begin{split} f_{\text{in}} &\equiv \text{Sine Wave} \\ &\text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ &f_{\text{in}} = 10 \text{ kHz}, \text{ R}_{\text{L}} = 600 \ \Omega, \text{ C}_{\text{L}} = 50 \text{ pF} \end{split}$	4.5 5.5	– 70 – 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, R_{\text{L}} = 10 \text{ k}\Omega, C_{\text{L}} = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $\text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $\text{V}_{\text{IS}} = 5.0 \text{ Vpp sine wave}$	4.5 5.5	0.10 0.06	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.






Figure 1a. Typical On Resistance, $V_{CC} = 2.0 \text{ V}$, $T = 25^{\circ}\text{C}$

Figure 1b. Typical On Resistance, V_{CC} = 2.0 V








Figure 1d. Typical On Resistance, $V_{CC} = 4.5 \text{ V}$




Figure 1e. Typical On Resistance, V_{CC} = 5.5 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{IH} or V_{IL} logic levels, V_{IH} being recognized as logic high and V_{IL} being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between V_{CC} and GND is six volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of six volts peak—to—peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (Mosorb™ is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 6.0 V Application




Figure 17. Transient Suppressor Application




Figure 18. Low Voltage CMOS Interface





Figure 19. 4-Input Multiplexer

Figure 20. Sample/Hold Amplifier

MARKING DIAGRAMS

(Top View)



*See Applications Note #AND8004/D for date code and traceability information.

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVX8051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).


The LVX8051 is similar in pinout to the high–speed HC4051A and the metal–gate MC14051B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: LVX8051 184 FETs or 46 Equivalent Gates

LOGIC DIAGRAM MC74LVX8051 Single-Pole, 8-Position Plus Common Off





ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



For detailed package marking information, see the Marking Diagram section on page 161 of this data sheet.

FUNCTION TABLE - MC74LVX8051

Cont	rol Inp	outs		
		Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Χ	Χ	NONE

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping
MC74LVX8051D	SOIC	48 Units/Rail
MC74LVX8051DR2	SOIC	2500 Units/Reel
MC74LVX8051DT	TSSOP	96 Units/Rail
MC74LVX8051DTR2	TSSOP	2500 Units/Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VIS	Analog Input Voltage	0.0	Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $		100	ns/V
	V _{CC} = 5.0 V ± 0.5 V	0	20	

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

			vcc	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 5.5	1.50 2.10 3.15 3.85	1.50 2.10 3.15 3.85	1.50 2.10 3.15 3.85	V
VIL	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 5.5	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND	5.5	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VIO = 0 V	5.5	4.0	40	160	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section

				Gu	aranteed Lii	mit	
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ to GND}$ $ I_{S} \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $ I_{\text{S}} \leq 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - \text{GND})$ $ I_{\text{S}} \leq 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 4)	5.5	0.2	2.0	4.0	
I _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5	0.2	2.0	4.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 3 \text{ ns}$)

		VCC	Gu	aranteed Lim	nit	
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)		4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		30 20 15 15	35 25 18 18	40 30 22 20	ns
tPZL, tPZH	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I		130	130	130	1
	Feedthrough		1.0	1.0	1.0	1

C_{PD}		Typical @ 25°C, V _{CC} = 5.0 V	pF
	Power Dissipation Capacitance (Figure 13)*	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			Vcc	Limit*	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	f_{in} = 1MHz Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{OS} ; Increase f_{in} Frequency Until dB Meter Reads –3dB; R_L = 50Ω , C_L = $10pF$	3.0 4.5 5.5	80 80 80	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	−37 −37 −37	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_{\Gamma} = t_{\tilde{\Gamma}} = 6 \text{ns}); \text{ Adjust R}_L $ at Setup so that $I_S = 0 \text{A};$ Enable = GND $R_L = 600 \Omega, C_L = 50 \text{pF}$	3.0 4.5 5.5	25 105 135	mVpp
		R _L = 10kΩ, C _L = 10pF	3.0 4.5 5.5	35 145 190	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{kHz}, \text{R}_{\text{L}} = 10 \text{k}\Omega, \text{C}_{\text{L}} = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}}$ $\text{V}_{\text{IS}} = 2.0 \text{Vpp sine wave}$ $\text{V}_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $\text{V}_{\text{IS}} = 5.0 \text{Vpp sine wave}$	3.0 4.5 5.5	0.10 0.08 0.05	%

^{*}Limits not tested. Determined by design and verified by qualification.





Figure 1a. Typical On Resistance, V_{CC} = 3.0 V






Figure 1b. Typical On Resistance, $V_{CC} = 4.5 \text{ V}$

Figure 1c. Typical On Resistance, $V_{CC} = 5.5 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up





Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 10a. Propagation Delays, Analog In to Analog Out





Figure 11a. Propagation Delays, Enable to Analog Out



*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

 $GND = 0V = logic low$

The maximum analog voltage swing is determined by the supply voltage V_{CC}. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2$$
 to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example





Figure 16. External Germanium or Schottky Clipping Diodes




+5V 16 - +5V +5V ANALOG **ANALOG** ON/OFF SIGNAL SIGNAL GND - GND +5V **↑** 11 LSTTL/NMOS 10 CIRCUITRY 9 VHCT1GT50 **BUFFERS**

a. Using Pull-Up Resistors


b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs



MARKING DIAGRAMS

(Top View)



*See Applications Note #AND8004/D for date code and traceability information.

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVXT8051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).

The LVXT8051 is similar in pinout to the high–speed HC4051A and the metal–gate MC14051B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.


The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8051 input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the MC74LVXT8051 to be used to interface 5V circuits to 3V circuits.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal–gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range (V_{CC} GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A

LOGIC DIAGRAM MC74LVXT8051 Single-Pole, 8-Position Plus Common Off





ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



For detailed package marking information, see the Marking Diagram section on page 172 of this data sheet.

FUNCTION TABLE - MC74LVXT8051

Cont	rol Inp	outs		
		Select	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Χ	Χ	NONE

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping
MC74LVXT8051D	SOIC	48 Units/Rail
MC74LVXT8051DR2	SOIC	2500 Units/Reel
MC74LVXT8051DT	TSSOP	96 Units/Rail
MC74LVXT8051DTR2	TSSOP	2500 Units/Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	-20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VIS	Analog Input Voltage	0.0	Vcc	V
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $	0	100 20	ns/V

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

			VCC	Guara	Guaranteed Limit		
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V
VIL	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VIO = 0 V	5.5	4	40	160	μА

DC ELECTRICAL CHARACTERISTICS Analog Section

Guaranteed Limit					mit		
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ to GND}$ $ I_{\text{S}} \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $ I_{\text{S}} \leq 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - \text{GND})$ $ I_{\text{S}} \leq 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{In} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	V _{In} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 4)	5.5	0.2	2.0	4.0	
l _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5	0.2	2.0	4.0	μΑ

AC CHARACTERISTICS (CL = 50 pF, Input t_{Γ} = t_f = 3 ns)

	V _{CC} Guaranteed Limit				nit	
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)		4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
tPLZ, tPHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I		130	130	130]
	Feedthrough		1.0	1.0	1.0	

C_{PD}		Typical @ 25°C, V _{CC} = 5.0 V	pF
	Power Dissipation Capacitance (Figure 13)*	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			vcc	Limit*	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$\begin{array}{l} f_{in} = \text{1MHz Sine Wave; Adjust } f_{in} \text{ Voltage to Obtain } \\ \text{0dBm at V}_{OS}; \text{ Increase } f_{in} \text{ Frequency Until dB} \\ \text{Meter Reads } -3\text{dB;} \\ \text{R}_{L} = 50\Omega, \text{C}_{L} = 10\text{pF} \end{array}$	3.0 4.5 5.5	80 80 80	MHz
_	Off-Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V_{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-37 -37 -37	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave (t}_{\Gamma} = \text{t}_{f} = 3 \text{ns}); \text{ Adjust R}_{L}$ at Setup so that $I_{S} = 0 \text{A};$ Enable = GND $R_{L} = 600 \Omega, C_{L} = 50 \text{pF}$	3.0 4.5 5.5	25 105 135	mVPP
		R _L = 10kΩ, C _L = 10pF	3.0 4.5 5.5	35 145 190	
_	Crosstalk Between Any Two Switches (Figure 12)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{kHz}, \ R_L = 10 \text{k}\Omega, \ C_L = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}}$ $V_{\text{IS}} = 2.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 5.0 \text{Vpp sine wave}$	3.0 4.5 5.5	0.10 0.08 0.05	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} = 3.0 V




Figure 1b. Typical On Resistance, V_{CC} = 4.5 V

Figure 1c. Typical On Resistance, V_{CC} = 5.5 V

4.0

5.0

125°C

25°C

-55°C

6.0




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up





Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out



*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance,
Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

 $GND = 0V = logic low$


The maximum analog voltage swing is determined by the supply voltage V_{CC} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2$$
 to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.








Figure 15. Application Example

Figure 16. External Germanium or Schottky Clipping Diodes






a. Low Voltage Logic Level Shifting Control


b. 2-Stage Logic Level Shifting Control

Figure 17. Interfacing to Low Voltage CMOS Outputs



MARKING DIAGRAMS

(Top View)



D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

*See Applications Note #AND8004/D for date code and traceability information.

Analog Multiplexer / Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74LVX8053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).


The LVX8053 is similar in pinout to the high–speed HC4053A, and the metal–gate MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors they are compatible with LSTTL outputs.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: LVX8053 156 FETs or 39 Equivalent Gates

LOGIC DIAGRAM Triple Single-Pole, Double-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch



ON Semiconductor

http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)

	VCC	Υ	Χ	X1	X0	Α	В	С	
	16	15	14	13	12	11	10	9	
Г									٦
L									
~)								
_	1	2	3	4	5	6	7	8	_
	Y1	Y0	Z1	Z	ZO	Enable	NC	GND	

For detailed package marking information, see the Marking Diagram section on page 183 of this data sheet.

FUNCTION TABLE - MC74LVX8053

Control Inputs						
Enable	С	Select B	t A	ON	l Chanr	nels
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	Х	Χ	Χ		NONE	

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping
MC74LVX8053D	SOIC	48 Units/Rail
MC74LVX8053DR2	SOIC	2500 Units/Reel
MC74LVX8053DT	TSSOP	96 Units/Rail
MC74LVX8053DTR2	TSSOP	2500 Units/Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	± 20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VIS	Analog Input Voltage	0.0	Vcc	V
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs) $ \begin{array}{c} \text{V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ \text{V}_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \end{array} $	0	100 20	ns/V

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

			vcc	Guaranteed Limit			
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 5.5	1.50 2.10 3.15 3.85	1.50 2.10 3.15 3.85	1.50 2.10 3.15 3.85	V
VIL	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 5.5	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	0.5 0.9 1.35 1.65	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND,	5.5	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0$ V	5.5	4	40	160	μА

DC ELECTRICAL CHARACTERISTICS Analog Section

				Gu			
Symbol	Parameter	Test Conditions	v _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ to GND}$ $ I_{\text{S}} \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $ I_{\text{S}} \leq 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - \text{GND})$ $ I_{\text{S}} \le 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 4)	5.5	0.1	1.0	2.0	
l _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	V _{in} = V _{IL} or V _{IH} ; Switch–to–Switch = V _{CC} or GND; (Figure 5)	5.5	0.1	1.0	2.0	μА

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 3 \text{ ns}$)

		VCC	Guaranteed Limit			
Symbol	Parameter		–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 3.0 4.5 5.5	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
tPZL, tPZH	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I		50	50	50	1
	Feedthrough		1.0	1.0	1.0	1

C_{PD}		Typical @ 25°C, V _{CC} = 5.0 V	pF
	Power Dissipation Capacitance (Figure 13)*	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

	Parameter	$\label{eq:condition} $		Limit*	
Symbol				25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)			120 120 120	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V_{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-37 -37 -37	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave (t}_{\Gamma} = \text{t}_{f} = 6 \text{ns)}; \text{ Adjust R}_{L}$ at Setup so that $I_{S} = 0 \text{A};$ Enable = GND $R_{L} = 600 \Omega, C_{L} = 50 \text{pF}$	3.0 4.5 5.5	25 105 135	mVPP
		R _L = 10kΩ, C _L = 10pF	3.0 4.5 5.5	35 145 190	
_	Crosstalk Between Any Two Switches (Figure 12)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{kHz}, \ R_{\text{L}} = 10 \text{k}\Omega, \ C_{\text{L}} = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}}$ $V_{\text{IS}} = 2.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 5.5 \text{Vpp sine wave}$	3.0 4.5 5.5	0.10 0.08 0.05	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} = 3.0 V




Figure 1b. Typical On Resistance, V_{CC} = 4.5 V




Figure 1c. Typical On Resistance, V_{CC} = 5.5 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up





Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out



*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

 $GND = 0V = logic low$

The maximum analog voltage swing is determined by the supply voltages V_{CC} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2$$
 to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example






Figure 16. External Germanium or **Schottky Clipping Diodes**





a. Using Pull-Up Resistors

b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs





Figure 18. Function Diagram, LVX8053

MARKING DIAGRAMS

(Top View)



*See Applications Note #AND8004/D for date code and traceability information.

Analog Multiplexer / **Demultiplexer**

High-Performance Silicon-Gate CMOS

The MC74LVXT8053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).

The LVXT8053 is similar in pinout to the high–speed HC4053A, and the metal–gate MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.


The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8053 input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the MC74LVXT8053 to be used to interface 5V circuits to 3V circuits.

This device has been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal–gate CMOS analog switches.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A LOGIC DIAGRAM

Triple Single-Pole, Double-Position Plus Common Off



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch



ON Semiconductor


http://onsemi.com





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

PIN CONNECTION AND MARKING DIAGRAM (Top View)



For detailed package marking information, see the Marking Diagram section on page 194 of this data sheet.

FUNCTION TABLE - MC74LVXT8053

Cont	Control Inputs						
Enable	ON	Chann	ala.				
Enable	С	В	Α	UN	Chanr	ieis	
L	L	L	L	Z0	Y0	X0	
L	L	L	Н	Z0	Y0	X1	
L	L	Н	L	Z0	Y1	X0	
L	L	Н	Н	Z0	Y1	X1	
L	Н	L	L	Z1	Y0	X0	
L	Н	L	Н	Z1	Y0	X1	
L	Н	Н	L	Z1	Y1	X0	
L	Н	Н	Н	Z1	Y1	X1	
Н	Х	Χ	Χ	NONE			

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping
MC74LVXT8053D	SOIC	48 Units/Rail
MC74LVXT8053DR2	SOIC	2500 Units/Reel
MC74LVXT8053DT	TSSOP	96 Units/Rail
MC74LVXT8053DTR2	TSSOP	2500 Units/Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
VIS	Analog Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	-20	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VIS	Analog Input Voltage	0.0	Vcc	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch		1.2	V
TA	Operating Temperature Range, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	0	100	ns/V
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	

^{*}For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

[†]Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)

			vcc	Guara	Guaranteed Limit			
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V	
VIL	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V	
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	$V_{in} = V_{CC}$ or GND,	5.5	± 0.1	± 1.0	± 1.0	μА	
lcc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and VIS = VCC or GND; VIO = 0 V	5.5	4	40	160	μА	

DC ELECTRICAL CHARACTERISTICS Analog Section

				Gu			
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ to GND}$ $ I_{S} \le 10.0 \text{ mA (Figures 1, 2)}$		40 30 25	45 32 28	50 37 30	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)}$ $ I_{\text{S}} \leq 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ $V_{\text{IS}} = 1/2 (V_{\text{CC}} - \text{GND})$ $ I_{\text{S}} \leq 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
loff	Maximum Off–Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μА
	Maximum Off–Channel Leakage Current, Common Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} or GND; Switch Off (Figure 4)	5.5	0.1	1.0	2.0	
l _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5	0.1	1.0	2.0	μА

AC CHARACTERISTICS (CL = 50 pF, Input $t_{\Gamma} = t_f = 3 \text{ ns})$

		vcc	Gu	Guaranteed Limit		
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel–Select to Analog Output (Figure 9)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 3.0 4.5 5.5	4.0 3.0 1.0 1.0	6.0 5.0 2.0 2.0	8.0 6.0 2.0 2.0	ns
tPLZ, tPHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 5.5	30 20 15 15	35 25 18 18	40 30 22 20	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 5.5	20 12 8.0 8.0	25 14 10 10	30 15 12 12	ns
C _{in}	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I		50	50	50]
	Feedthrough		1.0	1.0	1.0	

C _{PD}		Typical @ 25°C, V _{CC} = 5.0 V	pF
	Power Dissipation Capacitance (Figure 13)*	45	

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			vcc	Limit*	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$ f_{in} = \text{1MHz Sine Wave}; \ \text{Adjust } f_{in} \ \text{Voltage to Obtain 0dBm at V}_{OS}; \ \text{Increase } f_{in} \ \text{Frequency Until dB Meter Reads } -3\text{dB}; \\ R_L = 50\Omega, \ C_L = 10\text{pF} $	3.0 4.5 5.5	120 120 120	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V_{IS} f_{in} = 10kHz, R_L = 600 Ω , C_L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-37 -37 -37	
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_{\Gamma} = t_{f} = 3 \text{ns}); \text{ Adjust R}_{L} $ at Setup so that $I_{S} = 0 \text{A};$ Enable = GND $R_{L} = 600 \Omega, C_{L} = 50 \text{pF}$	3.0 4.5 5.5	25 105 135	mVPP
		R _L = 10kΩ, C _L = 10pF	3.0 4.5 5.5	35 145 190	
_	Crosstalk Between Any Two Switches (Figure 12)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		$f_{in} = 1.0 MHz, R_L = 50\Omega, C_L = 10 pF$	3.0 4.5 5.5	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{kHz}, \ R_L = 10 \text{k}\Omega, \ C_L = 50 \text{pF}$ $\text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{Source}}$ $V_{\text{IS}} = 2.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 4.0 \text{Vpp sine wave}$ $V_{\text{IS}} = 5.0 \text{Vpp sine wave}$	3.0 4.5 5.5	0.10 0.08 0.05	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} = 3.0 V




Figure 1b. Typical On Resistance, V_{CC} = 4.5 V

Figure 1c. Typical On Resistance, V_{CC} = 5.5 V

125°C

85°C

25°C

−55°C

6.0




Figure 1. On Resistance Test Set-Up




Figure 9. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 10. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 11. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 12. Maximum On Channel Bandwidth, Test Set-Up





Figure 13. Off Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance

Figure 14. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out




Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

 $GND = 0V = logic low$


The maximum analog voltage swing is determined by the supply voltages V_{CC} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2$$
 to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.








Figure 15. Application Example

Figure 16. External Germanium or Schottky Clipping Diodes





a. Low Voltage Logic Level Shifting Control

b. 2-Stage Logic Level Shifting Control

Figure 17. Interfacing Low Voltage CMOS Inputs






Figure 18. Function Diagram, LVXT8053

MARKING DIAGRAMS

(Top View)





16-LEAD SOIC D SUFFIX CASE 751B 16-LEAD TSSOP DT SUFFIX CASE 948F

*See Applications Note #AND8004/D for date code and traceability information.

Package	Specifica	ations and	d Case Ou	utlines

TAPE & REEL SPECIFICATIONS




Figure 1. Carrier Tape Specifications

EMBOSSED CARRIER DIMENSIONS (See Notes 1 and 2)

Tape Size	B ₁ Max	D	D ₁	E	F	К	Р	P ₀	P ₂	R	Т	w
8 mm	4.35 mm (0.171")	1.5 +0.1/ -0.0 mm (0.059 +0.004/ -0.0")	1.0 mm Min (0.039")	1.75 ±0.1 mm (0.069 ±0.004")	3.5 ±0.5 mm (1.38 ±0.002")	2.4 mm (0.094")	4.0 ±0.10 mm (0.157 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.1 mm (0.079 ±0.002")	25 mm (0.98")	0.3 ±0.05 mm (0.01 +0.0038/ -0.0002")	8.0 ±0.3 mm (0.315 ±0.012")

^{1.} Metric Dimensions Govern-English are in parentheses for reference only.

^{2.} A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity




Figure 2. Reel Dimensions

REEL DIMENSIONS

Tape Size	A Max	G	t Max
8 mm	330 mm	8.400 mm, +1.5 mm, -0.0	14.4 mm
	(13")	(0.33", +0.059", -0.00)	(0.56")




Figure 3. Reel Winding Direction




Figure 4. Tape Ends for Finished Goods




Figure 5. Reel Configuration


SC-88A / SOT-353 **DF SUFFIX** 5-LEAD PACKAGE CASE 419A-01


ISSUE B

NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65 BSC	
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	REF	0.20	REF
S	0.079	0.087	2.00	2.20
٧	0.012	0.016	0.30	0.40






PDIP-14 **P SUFFIX** PLASTIC DIP PACKAGE CASE 646-06 ISSUE L



G

-B-

S







- NOTES:
 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 4. ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54 BSC	
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62	BSC
M	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01


PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08




PDIP-24 **P SUFFIX** PLASTIC DIP PACKAGE CASE 709-02 ISSUE C



13





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54 BSC	
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01


- OTES:

 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.37	32.13	1.235	1.265
В	13.72	14.22	0.540	0.560
С	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.65	2.03	0.065	0.080
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600	BSC
M	0 °	15°	0 °	15°
N	0.51	1.02	0.020	0.040


SO-14 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019






NOTES:

- IES:
 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 BED SIDE

- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SO-16 WIDE **DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751G-02



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
 EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

SO-24 WIDE **DW SUFFIX**

PLASTIC SOIC PACKAGE CASE 751E-04




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	15.25	15.54	0.601	0.612
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27	BSC	0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8 °
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029


TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE O**

CASE 948F-01 **ISSUE O**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	00	00	n o	00



0.10 (0.004)

-T- SEATING PLANE


- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT
- DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252	BSC
M	0°	8°	0°	8°

DETAIL E

DETAIL E


SO-14 EIAJ **F SUFFIX** CASE 965-01 **ISSUE O**





- DIMENSIONING AND TOLERANCING PER ANSI DIMENSIO Y14.5M, 1982.
- Y 14.3WI, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE
 MOLD FLASH OR PROTRUSIONS AND ARE
 MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		1.42		0.056

SO-16 EIAJ **F SUFFIX** CASE 966-01 **ISSUE O**







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR

 - REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
ΗE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.78		0.031

ON SEMICONDUCTOR MAJOR WORLDWIDE SALES OFFICES

UNITED STATES	CANADA	INTERNATIONAL (continued)
ALABAMA Huntsville (256)464–6800 CALIFORNIA Irvine (949)753–7360	ONTARIO (613)226–3491 QUEBEC (514)333–3300	KOREA Seoul
San Jose	INTERNATIONAL BRAZIL Sao Paulo	MEXICO Guadalajara 52(36)78–0750 PHILIPPINES Manila (63)2 807–8455
FLORIDA Tampa (813)286–6181 GEORGIA Atlanta (770)338–3810	CHINA Beijing	PUERTO RICO San Juan (787)641–4100 SINGAPORE Singapore (65)4818188
ILLINOIS Chicago	FRANCE Paris	SPAIN Madrid
Boston	Munich	SWEDEN Stockholm .46(8)734–8800 TAIWAN Taipei .886(2)27058000
Plymouth	Bangalore	THAILAND Bangkok
Philadelphia/Horsham (215)957–4100 TEXAS Dallas (972)516–5100	Milan	Aylesbury 44 1 (296)395252

ON SEMICONDUCTOR STANDARD DOCUMENT TYPE DEFINITIONS

REFERENCE MANUAL

A Reference Manual is a publication that contains a comprehensive system or device–specific description of the structure and function (operation) of a particular part/system; used overwhelmingly to describe the functionality of a microprocessor, microcontroller, or some other sub–micron sized device. Procedural information in a Reference Manual is limited to less than 40 percent (usually much less).

USER'S GUIDE

A User's Guide contains procedural, task—oriented instructions for using or running a device or product. A User's Guide differs from a Reference Manual in the following respects:

- * Majority of information (> 60%) is procedural, not functional, in nature
- * Volume of information is typically less than for Reference Manuals
- * Usually written more in active voice, using second-person singular (you) than is found in Reference Manuals
- * May contain photographs and detailed line drawings rather than simple illustrations that are often found in Reference Manuals

POCKET GUIDE

A Pocket Guide is a pocket–sized document that contains technical reference information. Types of information commonly found in pocket guides include block diagrams, pinouts, alphabetized instruction set, alphabetized registers, alphabetized third–party vendors and their products, etc.

ADDENDUM

A documentation Addendum is a supplemental publication that contains missing information or replaces preliminary information in the primary publication it supports. Individual addendum items are published cumulatively. Addendums end with the next revision of the primary document.

APPLICATION NOTE

An Application Note is a document that contains real—world application information about how a specific ON Semiconductor device/product is used with other ON Semiconductor or vendor parts/software to address a particular technical issue. Parts and/or software must already exist and be available.

A document called "Application-Specific Information" is not the same as an Application Note.

SELECTOR GUIDE

A Selector Guide is a tri-fold (or larger) document published on a regular basis (usually quarterly) by many, if not all, divisions, that contains key line-item, device-specific information for particular product families. Some Selector Guides are published in book format and contain previously published information.

PRODUCT PREVIEW

A Product Preview is a summary document for a product/device under consideration or in the early stages of development. The Product Preview exists only until an "Advance Information" document is published that replaces it. The Product Preview is often used as the first section or chapter in a corresponding reference manual. The Product Preview displays the following disclaimer at the bottom of the first page: "ON Semiconductor reserves the right to change or discontinue this product without notice."

ADVANCE INFORMATION

The Advance Information document is for a device that is NOT fully MC-qualified. The Advance Information document is replaced with the Technical Data document once the device/part becomes fully MC-qualified. The Advance Information document displays the following disclaimer at the bottom of the first page: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

TECHNICAL DATA

The Technical Data document is for a product/device that is in full production (i.e., fully released). It replaces the Advance Information document and represents a part that is M, X, XC, or MC qualified. The Technical Data document is virtually the same document as the Product Preview and the Advance Information document with the exception that it provides information that is unavailable for a product in the early phases of development (such as complete parametric characterization data). The Technical Data document is also a more comprehensive document that either of its earlier incarnations. This document displays no disclaimer, and while it may be informally referred to as a "data sheet," it is not labeled as such.

ENGINEERING BULLETIN

An Engineering Bulletin is a writeup that typically focuses on a single specific solution for a particular engineering or programming issue involving one or several devices.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (T-F 9:00am to 1:00pm Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5740-2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales

Representative